sanitizer_syscall_linux_arm.inc 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. //===-- sanitizer_syscall_linux_arm.inc -------------------------*- C++ -*-===//
  2. //
  3. // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
  4. // See https://llvm.org/LICENSE.txt for license information.
  5. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
  6. //
  7. //===----------------------------------------------------------------------===//
  8. //
  9. // Implementations of internal_syscall and internal_iserror for Linux/arm.
  10. //
  11. //===----------------------------------------------------------------------===//
  12. #define SYSCALL(name) __NR_ ## name
  13. static uptr __internal_syscall(u32 nr) {
  14. register u32 r8 asm("r7") = nr;
  15. register u32 r0 asm("r0");
  16. asm volatile("swi #0"
  17. : "=r"(r0)
  18. : "r"(r8)
  19. : "memory", "cc");
  20. return r0;
  21. }
  22. #define __internal_syscall0(n) \
  23. (__internal_syscall)(n)
  24. static uptr __internal_syscall(u32 nr, u32 arg1) {
  25. register u32 r8 asm("r7") = nr;
  26. register u32 r0 asm("r0") = arg1;
  27. asm volatile("swi #0"
  28. : "=r"(r0)
  29. : "r"(r8), "0"(r0)
  30. : "memory", "cc");
  31. return r0;
  32. }
  33. #define __internal_syscall1(n, a1) \
  34. (__internal_syscall)(n, (u32)(a1))
  35. static uptr __internal_syscall(u32 nr, u32 arg1, long arg2) {
  36. register u32 r8 asm("r7") = nr;
  37. register u32 r0 asm("r0") = arg1;
  38. register u32 r1 asm("r1") = arg2;
  39. asm volatile("swi #0"
  40. : "=r"(r0)
  41. : "r"(r8), "0"(r0), "r"(r1)
  42. : "memory", "cc");
  43. return r0;
  44. }
  45. #define __internal_syscall2(n, a1, a2) \
  46. (__internal_syscall)(n, (u32)(a1), (long)(a2))
  47. static uptr __internal_syscall(u32 nr, u32 arg1, long arg2, long arg3) {
  48. register u32 r8 asm("r7") = nr;
  49. register u32 r0 asm("r0") = arg1;
  50. register u32 r1 asm("r1") = arg2;
  51. register u32 r2 asm("r2") = arg3;
  52. asm volatile("swi #0"
  53. : "=r"(r0)
  54. : "r"(r8), "0"(r0), "r"(r1), "r"(r2)
  55. : "memory", "cc");
  56. return r0;
  57. }
  58. #define __internal_syscall3(n, a1, a2, a3) \
  59. (__internal_syscall)(n, (u32)(a1), (long)(a2), (long)(a3))
  60. static uptr __internal_syscall(u32 nr, u32 arg1, long arg2, long arg3,
  61. u32 arg4) {
  62. register u32 r8 asm("r7") = nr;
  63. register u32 r0 asm("r0") = arg1;
  64. register u32 r1 asm("r1") = arg2;
  65. register u32 r2 asm("r2") = arg3;
  66. register u32 r3 asm("r3") = arg4;
  67. asm volatile("swi #0"
  68. : "=r"(r0)
  69. : "r"(r8), "0"(r0), "r"(r1), "r"(r2), "r"(r3)
  70. : "memory", "cc");
  71. return r0;
  72. }
  73. #define __internal_syscall4(n, a1, a2, a3, a4) \
  74. (__internal_syscall)(n, (u32)(a1), (long)(a2), (long)(a3), (long)(a4))
  75. static uptr __internal_syscall(u32 nr, u32 arg1, long arg2, long arg3,
  76. u32 arg4, long arg5) {
  77. register u32 r8 asm("r7") = nr;
  78. register u32 r0 asm("r0") = arg1;
  79. register u32 r1 asm("r1") = arg2;
  80. register u32 r2 asm("r2") = arg3;
  81. register u32 r3 asm("r3") = arg4;
  82. register u32 r4 asm("r4") = arg5;
  83. asm volatile("swi #0"
  84. : "=r"(r0)
  85. : "r"(r8), "0"(r0), "r"(r1), "r"(r2), "r"(r3), "r"(r4)
  86. : "memory", "cc");
  87. return r0;
  88. }
  89. #define __internal_syscall5(n, a1, a2, a3, a4, a5) \
  90. (__internal_syscall)(n, (u32)(a1), (long)(a2), (long)(a3), (long)(a4), \
  91. (u32)(a5))
  92. static uptr __internal_syscall(u32 nr, u32 arg1, long arg2, long arg3,
  93. u32 arg4, long arg5, long arg6) {
  94. register u32 r8 asm("r7") = nr;
  95. register u32 r0 asm("r0") = arg1;
  96. register u32 r1 asm("r1") = arg2;
  97. register u32 r2 asm("r2") = arg3;
  98. register u32 r3 asm("r3") = arg4;
  99. register u32 r4 asm("r4") = arg5;
  100. register u32 r5 asm("r5") = arg6;
  101. asm volatile("swi #0"
  102. : "=r"(r0)
  103. : "r"(r8), "0"(r0), "r"(r1), "r"(r2), "r"(r3), "r"(r4), "r"(r5)
  104. : "memory", "cc");
  105. return r0;
  106. }
  107. #define __internal_syscall6(n, a1, a2, a3, a4, a5, a6) \
  108. (__internal_syscall)(n, (u32)(a1), (long)(a2), (long)(a3), (long)(a4), \
  109. (u32)(a5), (long)(a6))
  110. #define __SYSCALL_NARGS_X(a1, a2, a3, a4, a5, a6, a7, a8, n, ...) n
  111. #define __SYSCALL_NARGS(...) \
  112. __SYSCALL_NARGS_X(__VA_ARGS__, 7, 6, 5, 4, 3, 2, 1, 0, )
  113. #define __SYSCALL_CONCAT_X(a, b) a##b
  114. #define __SYSCALL_CONCAT(a, b) __SYSCALL_CONCAT_X(a, b)
  115. #define __SYSCALL_DISP(b, ...) \
  116. __SYSCALL_CONCAT(b, __SYSCALL_NARGS(__VA_ARGS__))(__VA_ARGS__)
  117. #define internal_syscall(...) __SYSCALL_DISP(__internal_syscall, __VA_ARGS__)
  118. // Helper function used to avoid cobbler errno.
  119. bool internal_iserror(uptr retval, int *rverrno) {
  120. if (retval >= (uptr)-4095) {
  121. if (rverrno)
  122. *rverrno = -retval;
  123. return true;
  124. }
  125. return false;
  126. }