1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499 |
- /* Simulator instruction semantics for or1k32bf.
- THIS FILE IS MACHINE GENERATED WITH CGEN.
- Copyright (C) 1996-2022 Free Software Foundation, Inc.
- This file is part of the GNU simulators.
- This file is free software; you can redistribute it and/or modify
- it under the terms of the GNU General Public License as published by
- the Free Software Foundation; either version 3, or (at your option)
- any later version.
- It is distributed in the hope that it will be useful, but WITHOUT
- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
- License for more details.
- You should have received a copy of the GNU General Public License along
- with this program; if not, write to the Free Software Foundation, Inc.,
- 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
- */
- #ifdef DEFINE_LABELS
- /* The labels have the case they have because the enum of insn types
- is all uppercase and in the non-stdc case the insn symbol is built
- into the enum name. */
- static struct {
- int index;
- void *label;
- } labels[] = {
- { OR1K32BF_INSN_X_INVALID, && case_sem_INSN_X_INVALID },
- { OR1K32BF_INSN_X_AFTER, && case_sem_INSN_X_AFTER },
- { OR1K32BF_INSN_X_BEFORE, && case_sem_INSN_X_BEFORE },
- { OR1K32BF_INSN_X_CTI_CHAIN, && case_sem_INSN_X_CTI_CHAIN },
- { OR1K32BF_INSN_X_CHAIN, && case_sem_INSN_X_CHAIN },
- { OR1K32BF_INSN_X_BEGIN, && case_sem_INSN_X_BEGIN },
- { OR1K32BF_INSN_L_J, && case_sem_INSN_L_J },
- { OR1K32BF_INSN_L_ADRP, && case_sem_INSN_L_ADRP },
- { OR1K32BF_INSN_L_JAL, && case_sem_INSN_L_JAL },
- { OR1K32BF_INSN_L_JR, && case_sem_INSN_L_JR },
- { OR1K32BF_INSN_L_JALR, && case_sem_INSN_L_JALR },
- { OR1K32BF_INSN_L_BNF, && case_sem_INSN_L_BNF },
- { OR1K32BF_INSN_L_BF, && case_sem_INSN_L_BF },
- { OR1K32BF_INSN_L_TRAP, && case_sem_INSN_L_TRAP },
- { OR1K32BF_INSN_L_SYS, && case_sem_INSN_L_SYS },
- { OR1K32BF_INSN_L_MSYNC, && case_sem_INSN_L_MSYNC },
- { OR1K32BF_INSN_L_PSYNC, && case_sem_INSN_L_PSYNC },
- { OR1K32BF_INSN_L_CSYNC, && case_sem_INSN_L_CSYNC },
- { OR1K32BF_INSN_L_RFE, && case_sem_INSN_L_RFE },
- { OR1K32BF_INSN_L_NOP_IMM, && case_sem_INSN_L_NOP_IMM },
- { OR1K32BF_INSN_L_MOVHI, && case_sem_INSN_L_MOVHI },
- { OR1K32BF_INSN_L_MACRC, && case_sem_INSN_L_MACRC },
- { OR1K32BF_INSN_L_MFSPR, && case_sem_INSN_L_MFSPR },
- { OR1K32BF_INSN_L_MTSPR, && case_sem_INSN_L_MTSPR },
- { OR1K32BF_INSN_L_LWZ, && case_sem_INSN_L_LWZ },
- { OR1K32BF_INSN_L_LWS, && case_sem_INSN_L_LWS },
- { OR1K32BF_INSN_L_LWA, && case_sem_INSN_L_LWA },
- { OR1K32BF_INSN_L_LBZ, && case_sem_INSN_L_LBZ },
- { OR1K32BF_INSN_L_LBS, && case_sem_INSN_L_LBS },
- { OR1K32BF_INSN_L_LHZ, && case_sem_INSN_L_LHZ },
- { OR1K32BF_INSN_L_LHS, && case_sem_INSN_L_LHS },
- { OR1K32BF_INSN_L_SW, && case_sem_INSN_L_SW },
- { OR1K32BF_INSN_L_SB, && case_sem_INSN_L_SB },
- { OR1K32BF_INSN_L_SH, && case_sem_INSN_L_SH },
- { OR1K32BF_INSN_L_SWA, && case_sem_INSN_L_SWA },
- { OR1K32BF_INSN_L_SLL, && case_sem_INSN_L_SLL },
- { OR1K32BF_INSN_L_SLLI, && case_sem_INSN_L_SLLI },
- { OR1K32BF_INSN_L_SRL, && case_sem_INSN_L_SRL },
- { OR1K32BF_INSN_L_SRLI, && case_sem_INSN_L_SRLI },
- { OR1K32BF_INSN_L_SRA, && case_sem_INSN_L_SRA },
- { OR1K32BF_INSN_L_SRAI, && case_sem_INSN_L_SRAI },
- { OR1K32BF_INSN_L_ROR, && case_sem_INSN_L_ROR },
- { OR1K32BF_INSN_L_RORI, && case_sem_INSN_L_RORI },
- { OR1K32BF_INSN_L_AND, && case_sem_INSN_L_AND },
- { OR1K32BF_INSN_L_OR, && case_sem_INSN_L_OR },
- { OR1K32BF_INSN_L_XOR, && case_sem_INSN_L_XOR },
- { OR1K32BF_INSN_L_ADD, && case_sem_INSN_L_ADD },
- { OR1K32BF_INSN_L_SUB, && case_sem_INSN_L_SUB },
- { OR1K32BF_INSN_L_ADDC, && case_sem_INSN_L_ADDC },
- { OR1K32BF_INSN_L_MUL, && case_sem_INSN_L_MUL },
- { OR1K32BF_INSN_L_MULD, && case_sem_INSN_L_MULD },
- { OR1K32BF_INSN_L_MULU, && case_sem_INSN_L_MULU },
- { OR1K32BF_INSN_L_MULDU, && case_sem_INSN_L_MULDU },
- { OR1K32BF_INSN_L_DIV, && case_sem_INSN_L_DIV },
- { OR1K32BF_INSN_L_DIVU, && case_sem_INSN_L_DIVU },
- { OR1K32BF_INSN_L_FF1, && case_sem_INSN_L_FF1 },
- { OR1K32BF_INSN_L_FL1, && case_sem_INSN_L_FL1 },
- { OR1K32BF_INSN_L_ANDI, && case_sem_INSN_L_ANDI },
- { OR1K32BF_INSN_L_ORI, && case_sem_INSN_L_ORI },
- { OR1K32BF_INSN_L_XORI, && case_sem_INSN_L_XORI },
- { OR1K32BF_INSN_L_ADDI, && case_sem_INSN_L_ADDI },
- { OR1K32BF_INSN_L_ADDIC, && case_sem_INSN_L_ADDIC },
- { OR1K32BF_INSN_L_MULI, && case_sem_INSN_L_MULI },
- { OR1K32BF_INSN_L_EXTHS, && case_sem_INSN_L_EXTHS },
- { OR1K32BF_INSN_L_EXTBS, && case_sem_INSN_L_EXTBS },
- { OR1K32BF_INSN_L_EXTHZ, && case_sem_INSN_L_EXTHZ },
- { OR1K32BF_INSN_L_EXTBZ, && case_sem_INSN_L_EXTBZ },
- { OR1K32BF_INSN_L_EXTWS, && case_sem_INSN_L_EXTWS },
- { OR1K32BF_INSN_L_EXTWZ, && case_sem_INSN_L_EXTWZ },
- { OR1K32BF_INSN_L_CMOV, && case_sem_INSN_L_CMOV },
- { OR1K32BF_INSN_L_SFGTS, && case_sem_INSN_L_SFGTS },
- { OR1K32BF_INSN_L_SFGTSI, && case_sem_INSN_L_SFGTSI },
- { OR1K32BF_INSN_L_SFGTU, && case_sem_INSN_L_SFGTU },
- { OR1K32BF_INSN_L_SFGTUI, && case_sem_INSN_L_SFGTUI },
- { OR1K32BF_INSN_L_SFGES, && case_sem_INSN_L_SFGES },
- { OR1K32BF_INSN_L_SFGESI, && case_sem_INSN_L_SFGESI },
- { OR1K32BF_INSN_L_SFGEU, && case_sem_INSN_L_SFGEU },
- { OR1K32BF_INSN_L_SFGEUI, && case_sem_INSN_L_SFGEUI },
- { OR1K32BF_INSN_L_SFLTS, && case_sem_INSN_L_SFLTS },
- { OR1K32BF_INSN_L_SFLTSI, && case_sem_INSN_L_SFLTSI },
- { OR1K32BF_INSN_L_SFLTU, && case_sem_INSN_L_SFLTU },
- { OR1K32BF_INSN_L_SFLTUI, && case_sem_INSN_L_SFLTUI },
- { OR1K32BF_INSN_L_SFLES, && case_sem_INSN_L_SFLES },
- { OR1K32BF_INSN_L_SFLESI, && case_sem_INSN_L_SFLESI },
- { OR1K32BF_INSN_L_SFLEU, && case_sem_INSN_L_SFLEU },
- { OR1K32BF_INSN_L_SFLEUI, && case_sem_INSN_L_SFLEUI },
- { OR1K32BF_INSN_L_SFEQ, && case_sem_INSN_L_SFEQ },
- { OR1K32BF_INSN_L_SFEQI, && case_sem_INSN_L_SFEQI },
- { OR1K32BF_INSN_L_SFNE, && case_sem_INSN_L_SFNE },
- { OR1K32BF_INSN_L_SFNEI, && case_sem_INSN_L_SFNEI },
- { OR1K32BF_INSN_L_MAC, && case_sem_INSN_L_MAC },
- { OR1K32BF_INSN_L_MACI, && case_sem_INSN_L_MACI },
- { OR1K32BF_INSN_L_MACU, && case_sem_INSN_L_MACU },
- { OR1K32BF_INSN_L_MSB, && case_sem_INSN_L_MSB },
- { OR1K32BF_INSN_L_MSBU, && case_sem_INSN_L_MSBU },
- { OR1K32BF_INSN_L_CUST1, && case_sem_INSN_L_CUST1 },
- { OR1K32BF_INSN_L_CUST2, && case_sem_INSN_L_CUST2 },
- { OR1K32BF_INSN_L_CUST3, && case_sem_INSN_L_CUST3 },
- { OR1K32BF_INSN_L_CUST4, && case_sem_INSN_L_CUST4 },
- { OR1K32BF_INSN_L_CUST5, && case_sem_INSN_L_CUST5 },
- { OR1K32BF_INSN_L_CUST6, && case_sem_INSN_L_CUST6 },
- { OR1K32BF_INSN_L_CUST7, && case_sem_INSN_L_CUST7 },
- { OR1K32BF_INSN_L_CUST8, && case_sem_INSN_L_CUST8 },
- { OR1K32BF_INSN_LF_ADD_S, && case_sem_INSN_LF_ADD_S },
- { OR1K32BF_INSN_LF_ADD_D32, && case_sem_INSN_LF_ADD_D32 },
- { OR1K32BF_INSN_LF_SUB_S, && case_sem_INSN_LF_SUB_S },
- { OR1K32BF_INSN_LF_SUB_D32, && case_sem_INSN_LF_SUB_D32 },
- { OR1K32BF_INSN_LF_MUL_S, && case_sem_INSN_LF_MUL_S },
- { OR1K32BF_INSN_LF_MUL_D32, && case_sem_INSN_LF_MUL_D32 },
- { OR1K32BF_INSN_LF_DIV_S, && case_sem_INSN_LF_DIV_S },
- { OR1K32BF_INSN_LF_DIV_D32, && case_sem_INSN_LF_DIV_D32 },
- { OR1K32BF_INSN_LF_REM_S, && case_sem_INSN_LF_REM_S },
- { OR1K32BF_INSN_LF_REM_D32, && case_sem_INSN_LF_REM_D32 },
- { OR1K32BF_INSN_LF_ITOF_S, && case_sem_INSN_LF_ITOF_S },
- { OR1K32BF_INSN_LF_ITOF_D32, && case_sem_INSN_LF_ITOF_D32 },
- { OR1K32BF_INSN_LF_FTOI_S, && case_sem_INSN_LF_FTOI_S },
- { OR1K32BF_INSN_LF_FTOI_D32, && case_sem_INSN_LF_FTOI_D32 },
- { OR1K32BF_INSN_LF_SFEQ_S, && case_sem_INSN_LF_SFEQ_S },
- { OR1K32BF_INSN_LF_SFEQ_D32, && case_sem_INSN_LF_SFEQ_D32 },
- { OR1K32BF_INSN_LF_SFNE_S, && case_sem_INSN_LF_SFNE_S },
- { OR1K32BF_INSN_LF_SFNE_D32, && case_sem_INSN_LF_SFNE_D32 },
- { OR1K32BF_INSN_LF_SFGE_S, && case_sem_INSN_LF_SFGE_S },
- { OR1K32BF_INSN_LF_SFGE_D32, && case_sem_INSN_LF_SFGE_D32 },
- { OR1K32BF_INSN_LF_SFGT_S, && case_sem_INSN_LF_SFGT_S },
- { OR1K32BF_INSN_LF_SFGT_D32, && case_sem_INSN_LF_SFGT_D32 },
- { OR1K32BF_INSN_LF_SFLT_S, && case_sem_INSN_LF_SFLT_S },
- { OR1K32BF_INSN_LF_SFLT_D32, && case_sem_INSN_LF_SFLT_D32 },
- { OR1K32BF_INSN_LF_SFLE_S, && case_sem_INSN_LF_SFLE_S },
- { OR1K32BF_INSN_LF_SFLE_D32, && case_sem_INSN_LF_SFLE_D32 },
- { OR1K32BF_INSN_LF_SFUEQ_S, && case_sem_INSN_LF_SFUEQ_S },
- { OR1K32BF_INSN_LF_SFUEQ_D32, && case_sem_INSN_LF_SFUEQ_D32 },
- { OR1K32BF_INSN_LF_SFUNE_S, && case_sem_INSN_LF_SFUNE_S },
- { OR1K32BF_INSN_LF_SFUNE_D32, && case_sem_INSN_LF_SFUNE_D32 },
- { OR1K32BF_INSN_LF_SFUGT_S, && case_sem_INSN_LF_SFUGT_S },
- { OR1K32BF_INSN_LF_SFUGT_D32, && case_sem_INSN_LF_SFUGT_D32 },
- { OR1K32BF_INSN_LF_SFUGE_S, && case_sem_INSN_LF_SFUGE_S },
- { OR1K32BF_INSN_LF_SFUGE_D32, && case_sem_INSN_LF_SFUGE_D32 },
- { OR1K32BF_INSN_LF_SFULT_S, && case_sem_INSN_LF_SFULT_S },
- { OR1K32BF_INSN_LF_SFULT_D32, && case_sem_INSN_LF_SFULT_D32 },
- { OR1K32BF_INSN_LF_SFULE_S, && case_sem_INSN_LF_SFULE_S },
- { OR1K32BF_INSN_LF_SFULE_D32, && case_sem_INSN_LF_SFULE_D32 },
- { OR1K32BF_INSN_LF_SFUN_S, && case_sem_INSN_LF_SFUN_S },
- { OR1K32BF_INSN_LF_SFUN_D32, && case_sem_INSN_LF_SFUN_D32 },
- { OR1K32BF_INSN_LF_MADD_S, && case_sem_INSN_LF_MADD_S },
- { OR1K32BF_INSN_LF_MADD_D32, && case_sem_INSN_LF_MADD_D32 },
- { OR1K32BF_INSN_LF_CUST1_S, && case_sem_INSN_LF_CUST1_S },
- { OR1K32BF_INSN_LF_CUST1_D32, && case_sem_INSN_LF_CUST1_D32 },
- { 0, 0 }
- };
- int i;
- for (i = 0; labels[i].label != 0; ++i)
- {
- #if FAST_P
- CPU_IDESC (current_cpu) [labels[i].index].sem_fast_lab = labels[i].label;
- #else
- CPU_IDESC (current_cpu) [labels[i].index].sem_full_lab = labels[i].label;
- #endif
- }
- #undef DEFINE_LABELS
- #endif /* DEFINE_LABELS */
- #ifdef DEFINE_SWITCH
- /* If hyper-fast [well not unnecessarily slow] execution is selected, turn
- off frills like tracing and profiling. */
- /* FIXME: A better way would be to have TRACE_RESULT check for something
- that can cause it to be optimized out. Another way would be to emit
- special handlers into the instruction "stream". */
- #if FAST_P
- #undef CGEN_TRACE_RESULT
- #define CGEN_TRACE_RESULT(cpu, abuf, name, type, val)
- #endif
- #undef GET_ATTR
- #define GET_ATTR(cpu, num, attr) CGEN_ATTR_VALUE (NULL, abuf->idesc->attrs, CGEN_INSN_##attr)
- {
- #if WITH_SCACHE_PBB
- /* Branch to next handler without going around main loop. */
- #define NEXT(vpc) goto * SEM_ARGBUF (vpc) -> semantic.sem_case
- SWITCH (sem, SEM_ARGBUF (vpc) -> semantic.sem_case)
- #else /* ! WITH_SCACHE_PBB */
- #define NEXT(vpc) BREAK (sem)
- #ifdef __GNUC__
- #if FAST_P
- SWITCH (sem, SEM_ARGBUF (sc) -> idesc->sem_fast_lab)
- #else
- SWITCH (sem, SEM_ARGBUF (sc) -> idesc->sem_full_lab)
- #endif
- #else
- SWITCH (sem, SEM_ARGBUF (sc) -> idesc->num)
- #endif
- #endif /* ! WITH_SCACHE_PBB */
- {
- CASE (sem, INSN_X_INVALID) : /* --invalid-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- /* Update the recorded pc in the cpu state struct.
- Only necessary for WITH_SCACHE case, but to avoid the
- conditional compilation .... */
- SET_H_PC (pc);
- /* Virtual insns have zero size. Overwrite vpc with address of next insn
- using the default-insn-bitsize spec. When executing insns in parallel
- we may want to queue the fault and continue execution. */
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- vpc = sim_engine_invalid_insn (current_cpu, pc, vpc);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_X_AFTER) : /* --after-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- #if WITH_SCACHE_PBB_OR1K32BF
- or1k32bf_pbb_after (current_cpu, sem_arg);
- #endif
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_X_BEFORE) : /* --before-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- #if WITH_SCACHE_PBB_OR1K32BF
- or1k32bf_pbb_before (current_cpu, sem_arg);
- #endif
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_X_CTI_CHAIN) : /* --cti-chain-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- #if WITH_SCACHE_PBB_OR1K32BF
- #ifdef DEFINE_SWITCH
- vpc = or1k32bf_pbb_cti_chain (current_cpu, sem_arg,
- pbb_br_type, pbb_br_npc);
- BREAK (sem);
- #else
- /* FIXME: Allow provision of explicit ifmt spec in insn spec. */
- vpc = or1k32bf_pbb_cti_chain (current_cpu, sem_arg,
- CPU_PBB_BR_TYPE (current_cpu),
- CPU_PBB_BR_NPC (current_cpu));
- #endif
- #endif
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_X_CHAIN) : /* --chain-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- #if WITH_SCACHE_PBB_OR1K32BF
- vpc = or1k32bf_pbb_chain (current_cpu, sem_arg);
- #ifdef DEFINE_SWITCH
- BREAK (sem);
- #endif
- #endif
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_X_BEGIN) : /* --begin-- */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 0);
- {
- #if WITH_SCACHE_PBB_OR1K32BF
- #if defined DEFINE_SWITCH || defined FAST_P
- /* In the switch case FAST_P is a constant, allowing several optimizations
- in any called inline functions. */
- vpc = or1k32bf_pbb_begin (current_cpu, FAST_P);
- #else
- #if 0 /* cgen engine can't handle dynamic fast/full switching yet. */
- vpc = or1k32bf_pbb_begin (current_cpu, STATE_RUN_FAST_P (CPU_STATE (current_cpu)));
- #else
- vpc = or1k32bf_pbb_begin (current_cpu, 0);
- #endif
- #endif
- #endif
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_J) : /* l.j ${disp26} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_j.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- USI opval = FLD (i_disp26);
- SEM_BRANCH_VIA_CACHE (current_cpu, sem_arg, opval, vpc);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ADRP) : /* l.adrp $rD,${disp21} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_adrp.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = FLD (i_disp21);
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_JAL) : /* l.jal ${disp26} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_j.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- USI opval = ADDSI (pc, ((GET_H_SYS_CPUCFGR_ND ()) ? (4) : (8)));
- SET_H_GPR (((UINT) 9), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- {
- {
- {
- USI opval = FLD (i_disp26);
- SEM_BRANCH_VIA_CACHE (current_cpu, sem_arg, opval, vpc);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- }
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_JR) : /* l.jr $rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- USI opval = GET_H_GPR (FLD (f_r3));
- SEM_BRANCH_VIA_ADDR (current_cpu, sem_arg, opval, vpc);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_JALR) : /* l.jalr $rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- USI opval = ADDSI (pc, ((GET_H_SYS_CPUCFGR_ND ()) ? (4) : (8)));
- SET_H_GPR (((UINT) 9), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- {
- {
- {
- USI opval = GET_H_GPR (FLD (f_r3));
- SEM_BRANCH_VIA_ADDR (current_cpu, sem_arg, opval, vpc);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- }
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_BNF) : /* l.bnf ${disp26} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_j.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- if (NOTSI (GET_H_SYS_SR_F ())) {
- {
- {
- USI opval = FLD (i_disp26);
- SEM_BRANCH_VIA_CACHE (current_cpu, sem_arg, opval, vpc);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- } else {
- if (GET_H_SYS_CPUCFGR_ND ()) {
- {
- {
- USI opval = ADDSI (pc, 4);
- SEM_BRANCH_VIA_ADDR (current_cpu, sem_arg, opval, vpc);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- abuf->written = written;
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_BF) : /* l.bf ${disp26} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_j.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- SEM_BRANCH_INIT
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- if (GET_H_SYS_SR_F ()) {
- {
- {
- USI opval = FLD (i_disp26);
- SEM_BRANCH_VIA_CACHE (current_cpu, sem_arg, opval, vpc);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- } else {
- if (GET_H_SYS_CPUCFGR_ND ()) {
- {
- {
- USI opval = ADDSI (pc, 4);
- SEM_BRANCH_VIA_ADDR (current_cpu, sem_arg, opval, vpc);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "pc", 'x', opval);
- }
- }
- }
- }
- if (GET_H_SYS_CPUCFGR_ND ()) {
- if (1)
- SEM_SKIP_INSN (current_cpu, sem_arg, vpc);
- }
- }
- abuf->written = written;
- SEM_BRANCH_FINI (vpc);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_TRAP) : /* l.trap ${uimm16} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- or1k32bf_exception (current_cpu, pc, EXCEPT_TRAP);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SYS) : /* l.sys ${uimm16} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- or1k32bf_exception (current_cpu, pc, EXCEPT_SYSCALL);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MSYNC) : /* l.msync */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_PSYNC) : /* l.psync */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CSYNC) : /* l.csync */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_RFE) : /* l.rfe */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- or1k32bf_rfe (current_cpu);
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_NOP_IMM) : /* l.nop ${uimm16} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mfspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- or1k32bf_nop (current_cpu, ZEXTSISI (FLD (f_uimm16)));
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MOVHI) : /* l.movhi $rD,$uimm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mfspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SLLSI (ZEXTSISI (FLD (f_uimm16)), 16);
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MACRC) : /* l.macrc $rD */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_adrp.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- USI opval = GET_H_MAC_MACLO ();
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- {
- USI opval = 0;
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- USI opval = 0;
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MFSPR) : /* l.mfspr $rD,$rA,${uimm16} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mfspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = or1k32bf_mfspr (current_cpu, ORSI (GET_H_GPR (FLD (f_r2)), ZEXTSISI (FLD (f_uimm16))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MTSPR) : /* l.mtspr $rA,$rB,${uimm16-split} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mtspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- or1k32bf_mtspr (current_cpu, ORSI (GET_H_GPR (FLD (f_r2)), ZEXTSISI (FLD (f_uimm16_split))), GET_H_GPR (FLD (f_r3)));
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LWZ) : /* l.lwz $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTSISI (GETMEMUSI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 4)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LWS) : /* l.lws $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI opval = EXTSISI (GETMEMSI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 4)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LWA) : /* l.lwa $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- USI opval = ZEXTSISI (GETMEMUSI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 4)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- {
- BI opval = 1;
- CPU (h_atomic_reserve) = opval;
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-reserve", 'x', opval);
- }
- {
- SI opval = or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 4);
- CPU (h_atomic_address) = opval;
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-address", 'x', opval);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LBZ) : /* l.lbz $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTQISI (GETMEMUQI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 1)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LBS) : /* l.lbs $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI opval = EXTQISI (GETMEMQI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 1)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LHZ) : /* l.lhz $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTHISI (GETMEMUHI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 2)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_LHS) : /* l.lhs $rD,${simm16}($rA) */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI opval = EXTHISI (GETMEMHI (current_cpu, pc, or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 2)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SW) : /* l.sw ${simm16-split}($rA),$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sw.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI tmp_addr;
- tmp_addr = or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16_split)), 4);
- {
- USI opval = TRUNCSISI (GET_H_GPR (FLD (f_r3)));
- SETMEMUSI (current_cpu, pc, tmp_addr, opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "memory", 'x', opval);
- }
- if (EQSI (ANDSI (tmp_addr, 268435452), CPU (h_atomic_address))) {
- {
- BI opval = 0;
- CPU (h_atomic_reserve) = opval;
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-reserve", 'x', opval);
- }
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SB) : /* l.sb ${simm16-split}($rA),$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sw.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI tmp_addr;
- tmp_addr = or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16_split)), 1);
- {
- UQI opval = TRUNCSIQI (GET_H_GPR (FLD (f_r3)));
- SETMEMUQI (current_cpu, pc, tmp_addr, opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "memory", 'x', opval);
- }
- if (EQSI (ANDSI (tmp_addr, 268435452), CPU (h_atomic_address))) {
- {
- BI opval = 0;
- CPU (h_atomic_reserve) = opval;
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-reserve", 'x', opval);
- }
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SH) : /* l.sh ${simm16-split}($rA),$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sw.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI tmp_addr;
- tmp_addr = or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16_split)), 2);
- {
- UHI opval = TRUNCSIHI (GET_H_GPR (FLD (f_r3)));
- SETMEMUHI (current_cpu, pc, tmp_addr, opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "memory", 'x', opval);
- }
- if (EQSI (ANDSI (tmp_addr, 268435452), CPU (h_atomic_address))) {
- {
- BI opval = 0;
- CPU (h_atomic_reserve) = opval;
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-reserve", 'x', opval);
- }
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SWA) : /* l.swa ${simm16-split}($rA),$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sw.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI tmp_addr;
- BI tmp_flag;
- tmp_addr = or1k32bf_make_load_store_addr (current_cpu, GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16_split)), 4);
- {
- USI opval = ANDBI (CPU (h_atomic_reserve), EQSI (tmp_addr, CPU (h_atomic_address)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- if (GET_H_SYS_SR_F ()) {
- {
- USI opval = TRUNCSISI (GET_H_GPR (FLD (f_r3)));
- SETMEMUSI (current_cpu, pc, tmp_addr, opval);
- written |= (1 << 7);
- CGEN_TRACE_RESULT (current_cpu, abuf, "memory", 'x', opval);
- }
- }
- {
- BI opval = 0;
- CPU (h_atomic_reserve) = opval;
- CGEN_TRACE_RESULT (current_cpu, abuf, "atomic-reserve", 'x', opval);
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SLL) : /* l.sll $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SLLSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SLLI) : /* l.slli $rD,$rA,${uimm6} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SLLSI (GET_H_GPR (FLD (f_r2)), FLD (f_uimm6));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SRL) : /* l.srl $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SRLSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SRLI) : /* l.srli $rD,$rA,${uimm6} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SRLSI (GET_H_GPR (FLD (f_r2)), FLD (f_uimm6));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SRA) : /* l.sra $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SRASI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SRAI) : /* l.srai $rD,$rA,${uimm6} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = SRASI (GET_H_GPR (FLD (f_r2)), FLD (f_uimm6));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ROR) : /* l.ror $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = RORSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_RORI) : /* l.rori $rD,$rA,${uimm6} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = RORSI (GET_H_GPR (FLD (f_r2)), FLD (f_uimm6));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_AND) : /* l.and $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ANDSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_OR) : /* l.or $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ORSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_XOR) : /* l.xor $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = XORSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ADD) : /* l.add $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- BI opval = ADDCFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), 0);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- BI opval = ADDOFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = ADDSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SUB) : /* l.sub $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- BI opval = SUBCFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), 0);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- BI opval = SUBOFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = SUBSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ADDC) : /* l.addc $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- BI tmp_tmp_sys_sr_cy;
- tmp_tmp_sys_sr_cy = GET_H_SYS_SR_CY ();
- {
- BI opval = ADDCFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), tmp_tmp_sys_sr_cy);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- BI opval = ADDOFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), tmp_tmp_sys_sr_cy);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = ADDCSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)), tmp_tmp_sys_sr_cy);
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MUL) : /* l.mul $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- BI opval = MUL2OFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = MULSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MULD) : /* l.muld $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DI tmp_result;
- tmp_result = MULDI (EXTSIDI (GET_H_GPR (FLD (f_r2))), EXTSIDI (GET_H_GPR (FLD (f_r3))));
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MULU) : /* l.mulu $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- BI opval = MUL1OFSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- USI opval = MULSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_CY (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MULDU) : /* l.muldu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DI tmp_result;
- tmp_result = MULDI (ZEXTSIDI (GET_H_GPR (FLD (f_r2))), ZEXTSIDI (GET_H_GPR (FLD (f_r3))));
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_DIV) : /* l.div $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- if (NESI (GET_H_GPR (FLD (f_r3)), 0)) {
- {
- {
- BI opval = 0;
- SET_H_SYS_SR_OV (opval);
- written |= (1 << 5);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- SI opval = DIVSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- } else {
- {
- {
- BI opval = 1;
- SET_H_SYS_SR_OV (opval);
- written |= (1 << 5);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- if (GET_H_SYS_SR_OVE ()) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_DIVU) : /* l.divu $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- if (NESI (GET_H_GPR (FLD (f_r3)), 0)) {
- {
- {
- BI opval = 0;
- SET_H_SYS_SR_CY (opval);
- written |= (1 << 5);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- USI opval = UDIVSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_GPR (FLD (f_r1), opval);
- written |= (1 << 4);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- } else {
- {
- {
- BI opval = 1;
- SET_H_SYS_SR_CY (opval);
- written |= (1 << 5);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- if (GET_H_SYS_SR_OVE ()) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_FF1) : /* l.ff1 $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = or1k32bf_ff1 (current_cpu, GET_H_GPR (FLD (f_r2)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_FL1) : /* l.fl1 $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = or1k32bf_fl1 (current_cpu, GET_H_GPR (FLD (f_r2)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ANDI) : /* l.andi $rD,$rA,$uimm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mfspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ANDSI (GET_H_GPR (FLD (f_r2)), ZEXTSISI (FLD (f_uimm16)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ORI) : /* l.ori $rD,$rA,$uimm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_mfspr.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ORSI (GET_H_GPR (FLD (f_r2)), ZEXTSISI (FLD (f_uimm16)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_XORI) : /* l.xori $rD,$rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = XORSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ADDI) : /* l.addi $rD,$rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- BI opval = ADDCFSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 0);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- BI opval = ADDOFSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = ADDSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_ADDIC) : /* l.addic $rD,$rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- BI tmp_tmp_sys_sr_cy;
- tmp_tmp_sys_sr_cy = GET_H_SYS_SR_CY ();
- {
- BI opval = ADDCFSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), tmp_tmp_sys_sr_cy);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- {
- BI opval = ADDOFSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), tmp_tmp_sys_sr_cy);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- SI opval = ADDCSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)), tmp_tmp_sys_sr_cy);
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MULI) : /* l.muli $rD,$rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- {
- USI opval = MUL2OFSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- {
- USI opval = MULSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTHS) : /* l.exths $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = EXTHISI (TRUNCSIHI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTBS) : /* l.extbs $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = EXTQISI (TRUNCSIQI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTHZ) : /* l.exthz $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTHISI (TRUNCSIHI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTBZ) : /* l.extbz $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTQISI (TRUNCSIQI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTWS) : /* l.extws $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = EXTSISI (TRUNCSISI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_EXTWZ) : /* l.extwz $rD,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = ZEXTSISI (TRUNCSISI (GET_H_GPR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CMOV) : /* l.cmov $rD,$rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- if (GET_H_SYS_SR_F ()) {
- {
- USI opval = GET_H_GPR (FLD (f_r2));
- SET_H_GPR (FLD (f_r1), opval);
- written |= (1 << 3);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- } else {
- {
- USI opval = GET_H_GPR (FLD (f_r3));
- SET_H_GPR (FLD (f_r1), opval);
- written |= (1 << 3);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- }
- abuf->written = written;
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGTS) : /* l.sfgts $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GTSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGTSI) : /* l.sfgtsi $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GTSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGTU) : /* l.sfgtu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GTUSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGTUI) : /* l.sfgtui $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GTUSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGES) : /* l.sfges $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GESI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGESI) : /* l.sfgesi $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GESI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGEU) : /* l.sfgeu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GEUSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFGEUI) : /* l.sfgeui $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = GEUSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLTS) : /* l.sflts $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LTSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLTSI) : /* l.sfltsi $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LTSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLTU) : /* l.sfltu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LTUSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLTUI) : /* l.sfltui $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LTUSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLES) : /* l.sfles $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LESI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLESI) : /* l.sflesi $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LESI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLEU) : /* l.sfleu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LEUSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFLEUI) : /* l.sfleui $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = LEUSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFEQ) : /* l.sfeq $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = EQSI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFEQI) : /* l.sfeqi $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = EQSI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFNE) : /* l.sfne $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = NESI (GET_H_GPR (FLD (f_r2)), GET_H_GPR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_SFNEI) : /* l.sfnei $rA,$simm16 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- USI opval = NESI (GET_H_GPR (FLD (f_r2)), EXTSISI (FLD (f_simm16)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MAC) : /* l.mac $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- DI tmp_prod;
- DI tmp_mac;
- DI tmp_result;
- tmp_prod = MULDI (EXTSIDI (GET_H_GPR (FLD (f_r2))), EXTSIDI (GET_H_GPR (FLD (f_r3))));
- tmp_mac = JOINSIDI (GET_H_MAC_MACHI (), GET_H_MAC_MACLO ());
- tmp_result = ADDDI (tmp_prod, tmp_mac);
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- BI opval = ADDOFDI (tmp_prod, tmp_mac, 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MACI) : /* l.maci $rA,${simm16} */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_lwz.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- DI tmp_prod;
- DI tmp_mac;
- DI tmp_result;
- tmp_prod = MULDI (EXTSIDI (GET_H_GPR (FLD (f_r2))), EXTSIDI (FLD (f_simm16)));
- tmp_mac = JOINSIDI (GET_H_MAC_MACHI (), GET_H_MAC_MACLO ());
- tmp_result = ADDDI (tmp_mac, tmp_prod);
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- BI opval = ADDOFDI (tmp_prod, tmp_mac, 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MACU) : /* l.macu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- DI tmp_prod;
- DI tmp_mac;
- DI tmp_result;
- tmp_prod = MULDI (ZEXTSIDI (GET_H_GPR (FLD (f_r2))), ZEXTSIDI (GET_H_GPR (FLD (f_r3))));
- tmp_mac = JOINSIDI (GET_H_MAC_MACHI (), GET_H_MAC_MACLO ());
- tmp_result = ADDDI (tmp_prod, tmp_mac);
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- BI opval = ADDCFDI (tmp_prod, tmp_mac, 0);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_CY (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MSB) : /* l.msb $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- DI tmp_prod;
- DI tmp_mac;
- DI tmp_result;
- tmp_prod = MULDI (EXTSIDI (GET_H_GPR (FLD (f_r2))), EXTSIDI (GET_H_GPR (FLD (f_r3))));
- tmp_mac = JOINSIDI (GET_H_MAC_MACHI (), GET_H_MAC_MACLO ());
- tmp_result = SUBDI (tmp_mac, tmp_prod);
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- BI opval = SUBOFDI (tmp_mac, tmp_result, 0);
- SET_H_SYS_SR_OV (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-ov", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_OV (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_MSBU) : /* l.msbu $rA,$rB */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- {
- DI tmp_prod;
- DI tmp_mac;
- DI tmp_result;
- tmp_prod = MULDI (ZEXTSIDI (GET_H_GPR (FLD (f_r2))), ZEXTSIDI (GET_H_GPR (FLD (f_r3))));
- tmp_mac = JOINSIDI (GET_H_MAC_MACHI (), GET_H_MAC_MACLO ());
- tmp_result = SUBDI (tmp_mac, tmp_prod);
- {
- SI opval = SUBWORDDISI (tmp_result, 0);
- SET_H_MAC_MACHI (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-machi", 'x', opval);
- }
- {
- SI opval = SUBWORDDISI (tmp_result, 1);
- SET_H_MAC_MACLO (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "mac-maclo", 'x', opval);
- }
- {
- BI opval = SUBCFDI (tmp_mac, tmp_result, 0);
- SET_H_SYS_SR_CY (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-cy", 'x', opval);
- }
- }
- if (ANDIF (GET_H_SYS_SR_CY (), GET_H_SYS_SR_OVE ())) {
- or1k32bf_exception (current_cpu, pc, EXCEPT_RANGE);
- }
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST1) : /* l.cust1 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST2) : /* l.cust2 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST3) : /* l.cust3 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST4) : /* l.cust4 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST5) : /* l.cust5 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST6) : /* l.cust6 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST7) : /* l.cust7 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_L_CUST8) : /* l.cust8 */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_ADD_S) : /* lf.add.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->addsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_ADD_D32) : /* lf.add.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->adddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SUB_S) : /* lf.sub.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->subsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SUB_D32) : /* lf.sub.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->subdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_MUL_S) : /* lf.mul.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->mulsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_MUL_D32) : /* lf.mul.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->muldf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_DIV_S) : /* lf.div.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->divsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_DIV_D32) : /* lf.div.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->divdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_REM_S) : /* lf.rem.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->remsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_REM_D32) : /* lf.rem.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->remdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_ITOF_S) : /* lf.itof.s $rDSF,$rA */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->floatsisf (CGEN_CPU_FPU (current_cpu), (GET_H_SYS_FPCSR_RM () == 0) ? (1) : (GET_H_SYS_FPCSR_RM () == 1) ? (3) : (GET_H_SYS_FPCSR_RM () == 2) ? (4) : (5), TRUNCSISI (GET_H_GPR (FLD (f_r2))));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_ITOF_D32) : /* lf.itof.d $rDD32F,$rADI */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->floatdidf (CGEN_CPU_FPU (current_cpu), (GET_H_SYS_FPCSR_RM () == 0) ? (1) : (GET_H_SYS_FPCSR_RM () == 1) ? (3) : (GET_H_SYS_FPCSR_RM () == 2) ? (4) : (5), GET_H_I64R (FLD (f_rad32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_FTOI_S) : /* lf.ftoi.s $rD,$rASF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_slli.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SI opval = EXTSISI (CGEN_CPU_FPU (current_cpu)->ops->fixsfsi (CGEN_CPU_FPU (current_cpu), (GET_H_SYS_FPCSR_RM () == 0) ? (1) : (GET_H_SYS_FPCSR_RM () == 1) ? (3) : (GET_H_SYS_FPCSR_RM () == 2) ? (4) : (5), GET_H_FSR (FLD (f_r2))));
- SET_H_GPR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "gpr", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_FTOI_D32) : /* lf.ftoi.d $rDDI,$rAD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DI opval = CGEN_CPU_FPU (current_cpu)->ops->fixdfdi (CGEN_CPU_FPU (current_cpu), (GET_H_SYS_FPCSR_RM () == 0) ? (1) : (GET_H_SYS_FPCSR_RM () == 1) ? (3) : (GET_H_SYS_FPCSR_RM () == 2) ? (4) : (5), GET_H_FD32R (FLD (f_rad32)));
- SET_H_I64R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "i64r", 'D', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFEQ_S) : /* lf.sfeq.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->eqsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFEQ_D32) : /* lf.sfeq.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->eqdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFNE_S) : /* lf.sfne.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->nesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFNE_D32) : /* lf.sfne.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->nedf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFGE_S) : /* lf.sfge.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->gesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFGE_D32) : /* lf.sfge.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->gedf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFGT_S) : /* lf.sfgt.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->gtsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFGT_D32) : /* lf.sfgt.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->gtdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFLT_S) : /* lf.sflt.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->ltsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFLT_D32) : /* lf.sflt.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->ltdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFLE_S) : /* lf.sfle.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->lesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFLE_D32) : /* lf.sfle.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->ledf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUEQ_S) : /* lf.sfueq.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->eqsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUEQ_D32) : /* lf.sfueq.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->eqdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUNE_S) : /* lf.sfune.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->nesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUNE_D32) : /* lf.sfune.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->nedf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUGT_S) : /* lf.sfugt.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->gtsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUGT_D32) : /* lf.sfugt.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->gtdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUGE_S) : /* lf.sfuge.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->gesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUGE_D32) : /* lf.sfuge.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->gedf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFULT_S) : /* lf.sfult.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->ltsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFULT_D32) : /* lf.sfult.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->ltdf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFULE_S) : /* lf.sfule.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), CGEN_CPU_FPU (current_cpu)->ops->lesf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFULE_D32) : /* lf.sfule.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = ORBI (CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), CGEN_CPU_FPU (current_cpu)->ops->ledf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUN_S) : /* lf.sfun.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->unorderedsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_SFUN_D32) : /* lf.sfun.d $rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- BI opval = CGEN_CPU_FPU (current_cpu)->ops->unordereddf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32)));
- SET_H_SYS_SR_F (opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "sys-sr-f", 'x', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_MADD_S) : /* lf.madd.s $rDSF,$rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_l_sll.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- SF opval = CGEN_CPU_FPU (current_cpu)->ops->addsf (CGEN_CPU_FPU (current_cpu), CGEN_CPU_FPU (current_cpu)->ops->mulsf (CGEN_CPU_FPU (current_cpu), GET_H_FSR (FLD (f_r2)), GET_H_FSR (FLD (f_r3))), GET_H_FSR (FLD (f_r1)));
- SET_H_FSR (FLD (f_r1), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fsr", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_MADD_D32) : /* lf.madd.d $rDD32F,$rAD32F,$rBD32F */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_lf_add_d32.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- {
- DF opval = CGEN_CPU_FPU (current_cpu)->ops->adddf (CGEN_CPU_FPU (current_cpu), CGEN_CPU_FPU (current_cpu)->ops->muldf (CGEN_CPU_FPU (current_cpu), GET_H_FD32R (FLD (f_rad32)), GET_H_FD32R (FLD (f_rbd32))), GET_H_FD32R (FLD (f_rdd32)));
- SET_H_FD32R (FLD (f_rdd32), opval);
- CGEN_TRACE_RESULT (current_cpu, abuf, "fd32r", 'f', opval);
- }
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_CUST1_S) : /* lf.cust1.s $rASF,$rBSF */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- CASE (sem, INSN_LF_CUST1_D32) : /* lf.cust1.d */
- {
- SEM_ARG sem_arg = SEM_SEM_ARG (vpc, sc);
- ARGBUF *abuf = SEM_ARGBUF (sem_arg);
- #define FLD(f) abuf->fields.sfmt_empty.f
- int UNUSED written = 0;
- IADDR UNUSED pc = abuf->addr;
- vpc = SEM_NEXT_VPC (sem_arg, pc, 4);
- ((void) 0); /*nop*/
- #undef FLD
- }
- NEXT (vpc);
- }
- ENDSWITCH (sem) /* End of semantic switch. */
- /* At this point `vpc' contains the next insn to execute. */
- }
- #undef DEFINE_SWITCH
- #endif /* DEFINE_SWITCH */
|