xgate-opc.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. /* mc9xgate-opc.c -- Freescale XGATE opcode list
  2. Copyright (C) 1999-2022 Free Software Foundation, Inc.
  3. Written by Sean Keys (skeys@ipdatasys.com)
  4. This file is part of the GNU opcodes library.
  5. This library is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 3, or (at your option)
  8. any later version.
  9. It is distributed in the hope that it will be useful, but WITHOUT
  10. ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  11. or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
  12. License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this file; see the file COPYING. If not, write to the
  15. Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
  16. MA 02110-1301, USA.
  17. */
  18. #include <stdio.h>
  19. #include "ansidecl.h"
  20. #include "opcode/xgate.h"
  21. #define TABLE_SIZE(X) (sizeof(X) / sizeof(X[0]))
  22. /* Combination of CCR flags. */
  23. /* ORDER HI TO LOW NZVC */
  24. #define XGATE_NZ_BIT XGATE_N_BIT|XGATE_Z_BIT
  25. #define XGATE_NV_BIT XGATE_N_BIT|XGATE_V_BIT
  26. #define XGATE_NC_BIT XGATE_N_BIT|XGATE_C_BIT
  27. #define XGATE_ZV_BIT XGATE_Z_BIT|XGATE_V_BIT
  28. #define XGATE_ZC_BIT XGATE_Z_BIT|XGATE_C_BIT
  29. #define XGATE_VC_BIT XGATE_V_BIT|XGATE_C_BIT
  30. #define XGATE_NVC_BIT XGATE_NV_BIT|XGATE_C_BIT
  31. #define XGATE_NZC_BIT XGATE_NZ_BIT|XGATE_C_BIT
  32. #define XGATE_NZV_BIT XGATE_N_BIT|XGATE_Z_BIT|XGATE_V_BIT
  33. #define XGATE_ZVC_BIT XGATE_VC_BIT|XGATE_Z_BIT
  34. #define XGATE_NZVC_BIT XGATE_NZV_BIT|XGATE_C_BIT
  35. /* Flags when the insn only changes some CCR flags. */
  36. #define CHG_NONE 0,0,0
  37. #define CHG_Z 0,0,XGATE_Z_BIT
  38. #define CHG_C 0,0,XGATE_C_BIT
  39. #define CHG_ZVC 0,0,XGATE_ZVC_BIT
  40. #define CHG_NZC 0,0,XGATE_NZC_BIT
  41. #define CHG_NZV 0,0,XGATE_NZV_BIT
  42. #define CHG_NZVC 0,0,(XGATE_NZVC_BIT)
  43. #define CHG_HNZVC 0,0,XGATE_HNZVC_BIT // TODO DELETE
  44. #define CHG_ALL 0,0,0xff
  45. /* The insn clears and changes some flags. */
  46. #define CLR_I 0,XG_I_BIT,0
  47. #define CLR_C 0,XGATE_C_BIT,0
  48. #define CLR_V 0,XGATE_V_BIT,0
  49. #define CLR_V_CHG_ZC 0,XGATE_V_BIT,XGATE_ZC_BIT
  50. #define CLR_V_CHG_NZ 0,XGATE_V_BIT,XGATE_NZ_BIT
  51. #define CLR_V_CHG_ZVC 0,XGATE_V_BIT,XGATE_ZVC_BIT
  52. #define CLR_N_CHG_ZVC 0,XGATE_N_BIT,XGATE_ZVC_BIT /* Used by lsr */
  53. #define CLR_VC_CHG_NZ 0,XGATE_VC_BIT,XGATE_NZ_BIT
  54. /* The insn sets some flags. */
  55. #define SET_I XGATE_I_BIT,0,0
  56. #define SET_C XGATE_C_BIT,0,0
  57. #define SET_V XGATE_V_BIT,0,0
  58. #define SET_Z_CLR_NVC XGATE_Z_BIT,XGATE_NVC_BIT,0
  59. #define SET_C_CLR_V_CHG_NZ XGATE_C_BIT,XGATE_V_BIT,XGATE_NZ_BIT
  60. #define SET_Z_CHG_HNVC XGATE_Z_BIT,0,XGATE_HNVC_BIT
  61. /* operand modes */
  62. #define OP_NONE XGATE_OP_NONE
  63. #define OP_INH XGATE_OP_INH
  64. #define OP_TRI XGATE_OP_TRI
  65. #define OP_DYA XGATE_OP_DYA
  66. #define OP_IMM3 XGATE_OP_IMM3
  67. #define OP_IMM4 XGATE_OP_IMM4
  68. #define OP_IMM8 XGATE_OP_IMM8
  69. #define OP_IMM16 XGATE_OP_IMM16
  70. #define OP_MON XGATE_OP_MON
  71. #define OP_MON_R_C XGATE_OP_MON_R_C
  72. #define OP_MON_C_R XGATE_OP_MON_C_R
  73. #define OP_MON_R_P XGATE_OP_MON_R_P
  74. #define OP_IDR XGATE_OP_IDR
  75. #define OP_IDO5 XGATE_OP_IDO5
  76. #define OP_REL9 XGATE_OP_REL9
  77. #define OP_REL10 XGATE_OP_REL10
  78. #define OP_DM XGATE_OP_DYA_MON
  79. /* macro operand modes */
  80. #define OP_mADD XGATE_OP_IMM16mADD
  81. #define OP_mAND XGATE_OP_IMM16mAND
  82. #define OP_mCPC XGATE_OP_IMM16mCPC
  83. #define OP_mLDW XGATE_OP_IMM16mLDW
  84. #define OP_mSUB XGATE_OP_IMM16mSUB
  85. #define ALL XGATE_V1|XGATE_V2|XGATE_V3
  86. const struct xgate_opcode xgate_opcodes[] = {
  87. /* Name -+ +--- CPU
  88. Constraints --+ +----------- CCR changes
  89. Format -------+ +---------------- Max # cycles
  90. +------------------- Min # cycles
  91. Size -------------------------------------+ +-------------------------- Opcode */
  92. { "adc", OP_TRI, "00011rrrrrrrrr11", 2, 0x1803, 1, 1, CHG_NZVC, ALL},
  93. { "add", OP_TRI, "00011rrrrrrrrr10", 2, 0x1802, 1, 1, CHG_NZVC, ALL},
  94. { "addh", OP_IMM8, "11101rrriiiiiiii", 2, 0xE800, 1, 1, CHG_NZVC, ALL},
  95. { "addl", OP_IMM8, "11100rrriiiiiiii", 2, 0xE000, 1, 1, CHG_NZVC, ALL},
  96. { "and", OP_TRI, "00010rrrrrrrrr00", 2, 0x1000, 1, 1, CHG_NZV, ALL},
  97. { "andh", OP_IMM8, "10001rrriiiiiiii", 2, 0x8800, 1, 1, CHG_NZV, ALL},
  98. { "andl", OP_IMM8, "10000rrriiiiiiii", 2, 0x8000, 1, 1, CHG_NZV, ALL},
  99. { "asr", OP_IMM4, "00001rrriiii1001", 2, 0x0809, 1, 1, CHG_NZVC, ALL},
  100. { "asr", OP_DYA, "00001rrrrrr10001", 2, 0x0811, 1, 1, CHG_NZVC, ALL},
  101. { "bcc", OP_REL9, "0010000iiiiiiiii", 2, 0x2000, 1, 2, CHG_NONE, ALL},
  102. { "bcs", OP_REL9, "0010001iiiiiiiii", 2, 0x2200, 1, 2, CHG_NONE, ALL},
  103. { "beq", OP_REL9, "0010011iiiiiiiii", 2, 0x2600, 1, 2, CHG_NONE, ALL},
  104. { "bfext", OP_TRI, "01100rrrrrrrrr11", 2, 0x6003, 1, 1, CHG_NZV, ALL},
  105. { "bffo", OP_DYA, "00001rrrrrr10000", 2, 0x0810, 1, 1, CHG_NZVC, ALL},
  106. { "bfins", OP_TRI, "01101rrrrrrrrr11", 2, 0x6803, 1, 1, CHG_NZV, ALL},
  107. {"bfinsi", OP_TRI, "01110rrrrrrrrr11", 2, 0x7003, 1, 1, CHG_NZV, ALL},
  108. {"bfinsx", OP_TRI, "01111rrrrrrrrr11", 2, 0x7803, 1, 1, CHG_NZV, ALL},
  109. { "bge", OP_REL9, "0011010iiiiiiiii", 2, 0x3400, 1, 2, CHG_NONE, ALL},
  110. { "bgt", OP_REL9, "0011100iiiiiiiii", 2, 0x3800, 1, 2, CHG_NONE, ALL},
  111. { "bhi", OP_REL9, "0011000iiiiiiiii", 2, 0x3000, 1, 2, CHG_NONE, ALL},
  112. { "bith", OP_IMM8, "10011rrriiiiiiii", 2, 0x9800, 1, 1, CHG_NZV, ALL},
  113. { "bitl", OP_IMM8, "10010rrriiiiiiii", 2, 0x9000, 1, 1, CHG_NZV, ALL},
  114. { "ble", OP_REL9, "0011101iiiiiiiii", 2, 0x3A00, 1, 2, CHG_NONE, ALL},
  115. { "bls", OP_REL9, "0011001iiiiiiiii", 2, 0x3200, 1, 2, CHG_NONE, ALL},
  116. { "blt", OP_REL9, "0011011iiiiiiiii", 2, 0x3600, 1, 2, CHG_NONE, ALL},
  117. { "bmi", OP_REL9, "0010101iiiiiiiii", 2, 0x2A00, 1, 2, CHG_NONE, ALL},
  118. { "bne", OP_REL9, "0010010iiiiiiiii", 2, 0x2400, 1, 2, CHG_NONE, ALL},
  119. { "bpl", OP_REL9, "0010100iiiiiiiii", 2, 0x2800, 1, 2, CHG_NONE, ALL},
  120. { "bra", OP_REL10, "001111iiiiiiiiii", 2, 0x3C00, 2, 2, CHG_NONE, ALL},
  121. { "brk", OP_INH, "0000000000000000", 2, 0x0000, 1, 1, CHG_NONE, ALL},
  122. { "bvc", OP_REL9, "0010110iiiiiiiii", 2, 0x2C00, 1, 2, CHG_NONE, ALL},
  123. { "bvs", OP_REL9, "0010111iiiiiiiii", 2, 0x2E00, 1, 2, CHG_NONE, ALL},
  124. { "cmpl", OP_IMM8, "11010rrriiiiiiii", 2, 0xD000, 1, 1, CHG_NZVC, ALL},
  125. { "cpch", OP_IMM8, "11011rrriiiiiiii", 2, 0xD800, 1, 1, CHG_NZVC, ALL},
  126. { "csem", OP_IMM3, "00000iii11110000", 2, 0x00F0, 1, 1, CHG_NONE, ALL},
  127. { "csem", OP_MON, "00000rrr11110001", 2, 0x00F1, 1, 1, CHG_NONE, ALL},
  128. { "csl", OP_IMM4, "00001rrriiii1010", 2, 0x080A, 1, 1, CHG_NZVC, ALL},
  129. { "csl", OP_DYA, "00001rrrrrr10010", 2, 0x0812, 1, 1, CHG_NZVC, ALL},
  130. { "csr", OP_IMM4, "00001rrriiii1011", 2, 0x080B, 1, 1, CHG_NZVC, ALL},
  131. { "csr", OP_DYA, "00001rrrrrr10011", 2, 0x0813, 1, 1, CHG_NZVC, ALL},
  132. { "jal", OP_MON, "00000rrr11110110", 2, 0x00F6, 2, 2, CHG_NONE, ALL},
  133. { "ldb", OP_IDO5, "01000rrrrrriiiii", 2, 0x4000, 2, 2, CHG_NONE, ALL},
  134. { "ldb", OP_IDR, "01100rrrrrrrrrrr", 2, 0x6000, 2, 2, CHG_NONE, ALL},
  135. { "ldh", OP_IMM8, "11111rrriiiiiiii", 2, 0xF800, 1, 1, CHG_NONE, ALL},
  136. { "ldl", OP_IMM8, "11110rrriiiiiiii", 2, 0xF000, 1, 1, CHG_NONE, ALL},
  137. { "ldw", OP_IDO5, "01001rrrrrriiiii", 2, 0x4800, 2, 2, CHG_NONE, ALL},
  138. { "ldw", OP_IDR, "01101rrrrrrrrrrr", 2, 0x6800, 2, 2, CHG_NONE, ALL},
  139. { "lsl", OP_IMM4, "00001rrriiii1100", 2, 0x080C, 1, 1, CHG_NZVC, ALL},
  140. { "lsl", OP_DYA, "00001rrrrrr10100", 2, 0x0814, 1, 1, CHG_NZVC, ALL},
  141. { "lsr", OP_IMM4, "00001rrriiii1101", 2, 0x080D, 1, 1, CHG_NZVC, ALL},
  142. { "lsr", OP_DYA, "00001rrrrrr10101", 2, 0x0815, 1, 1, CHG_NZVC, ALL},
  143. { "nop", OP_INH, "0000000100000000", 2, 0x0100, 1, 1, CHG_NONE, ALL},
  144. { "or", OP_TRI, "00010rrrrrrrrr10", 2, 0x1002, 1, 1, CHG_NZV, ALL},
  145. { "orh", OP_IMM8, "10101rrriiiiiiii", 2, 0xA800, 1, 1, CHG_NZV, ALL},
  146. { "orl", OP_IMM8, "10100rrriiiiiiii", 2, 0xA000, 1, 1, CHG_NZV, ALL},
  147. { "par", OP_MON, "00000rrr11110101", 2, 0x00F5, 1, 1, CHG_NZV, ALL},
  148. { "rol", OP_IMM4, "00001rrriiii1110", 2, 0x080E, 1, 1, CHG_NZV, ALL},
  149. { "rol", OP_DYA, "00001rrrrrr10110", 2, 0x0816, 1, 1, CHG_NZV, ALL},
  150. { "ror", OP_IMM4, "00001rrriiii1111", 2, 0x080F, 1, 1, CHG_NZV, ALL},
  151. { "ror", OP_DYA, "00001rrrrrr10111", 2, 0x0817, 1, 1, CHG_NZV, ALL},
  152. { "rts", OP_INH, "0000001000000000", 2, 0x0200, 2, 2, CHG_NONE, ALL},
  153. { "sbc", OP_TRI, "00011rrrrrrrrr01", 2, 0x1801, 1, 1, CHG_NZV, ALL},
  154. { "ssem", OP_IMM3, "00000iii11110010", 2, 0x00F2, 2, 2, CHG_C, ALL},
  155. { "ssem", OP_MON, "00000rrr11110011", 2, 0x00F3, 2, 2, CHG_C, ALL},
  156. { "sex", OP_MON, "00000rrr11110100", 2, 0x00F4, 1, 1, CHG_NZV, ALL},
  157. { "sif", OP_INH, "0000001100000000", 2, 0x0300, 2, 2, CHG_NONE, ALL},
  158. { "sif", OP_MON, "00000rrr11110111", 2, 0x00F7, 2, 2, CHG_NONE, ALL},
  159. { "stb", OP_IDO5, "01010rrrrrriiiii", 2, 0x5000, 2, 2, CHG_NONE, ALL},
  160. { "stb", OP_IDR, "01110rrrrrrrrrrr", 2, 0x7000, 2, 2, CHG_NONE, ALL},
  161. { "stw", OP_IDO5, "01011rrrrrriiiii", 2, 0x5800, 2, 2, CHG_NONE, ALL},
  162. { "stw", OP_IDR, "01111rrrrrrrrrrr", 2, 0x7800, 2, 2, CHG_NONE, ALL},
  163. { "sub", OP_TRI, "00011rrrrrrrrr00", 2, 0x1800, 1, 1, CHG_NZVC, ALL},
  164. { "subh", OP_IMM8, "11001rrriiiiiiii", 2, 0xC800, 1, 1, CHG_NZVC, ALL},
  165. { "subl", OP_IMM8, "11000rrriiiiiiii", 2, 0xC000, 1, 1, CHG_NZVC, ALL},
  166. { "tfr", OP_MON_R_C, "00000rrr11111000", 2, 0x00F8, 1, 1, CHG_NONE, ALL},
  167. { "tfr", OP_MON_C_R, "00000rrr11111001", 2, 0x00F9, 1, 1, CHG_NONE, ALL},
  168. { "tfr", OP_MON_R_P, "00000rrr11111010", 2, 0x00FA, 1, 1, CHG_NONE, ALL},
  169. { "xnor", OP_TRI, "00010rrrrrrrrr11", 2, 0x1003, 1, 1, CHG_NZV, ALL},
  170. { "xnorh", OP_IMM8, "10111rrriiiiiiii", 2, 0xB800, 1, 1, CHG_NZV, ALL},
  171. { "xnorl", OP_IMM8, "10110rrriiiiiiii", 2, 0xB000, 1, 1, CHG_NZV, ALL},
  172. /* macro and alias codes */
  173. { "add", OP_mADD, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  174. { "and", OP_mAND, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  175. { "bhs", OP_REL9, "0010000iiiiiiiii", 2, 0x2000, 0, 0, CHG_NONE, ALL},
  176. { "blo", OP_REL9, "0010001iiiiiiiii", 2, 0x2200, 0, 0, CHG_NONE, ALL},
  177. { "cmp", OP_mCPC, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  178. { "cmp", OP_DYA, "00011sssrrrrrr00", 2, 0x1800, 0, 0, CHG_NZVC, ALL},
  179. { "com", OP_DM, "00010rrrsssrrr11", 2, 0x1003, 0, 0, CHG_NZVC, ALL},
  180. { "com", OP_DYA, "00010rrrsssrrr11", 2, 0x1003, 0, 0, CHG_NZV, ALL},
  181. { "cpc", OP_DYA, "00011sssrrrrrr01", 2, 0x1801, 0, 0, CHG_NZVC, ALL},
  182. { "ldd", OP_mLDW, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  183. { "ldw", OP_mLDW, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  184. { "mov", OP_DYA, "00010rrrsssrrr10", 2, 0x1002, 0, 0, CHG_NZVC, ALL},
  185. { "neg", OP_DYA, "00011rrrsssrrr00", 2, 0x1800, 0, 0, CHG_NZVC, ALL},
  186. { "sub", OP_mSUB, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
  187. { "tst", OP_MON, "00011sssrrrsss00", 2, 0x1800, 0, 0, CHG_NZV, ALL}
  188. };
  189. const int xgate_num_opcodes = TABLE_SIZE (xgate_opcodes);