1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281 |
- /* DO NOT EDIT! -*- buffer-read-only: t -*- vi:set ro: */
- /* CPU data for epiphany.
- THIS FILE IS MACHINE GENERATED WITH CGEN.
- Copyright (C) 1996-2022 Free Software Foundation, Inc.
- This file is part of the GNU Binutils and/or GDB, the GNU debugger.
- This file is free software; you can redistribute it and/or modify
- it under the terms of the GNU General Public License as published by
- the Free Software Foundation; either version 3, or (at your option)
- any later version.
- It is distributed in the hope that it will be useful, but WITHOUT
- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
- License for more details.
- You should have received a copy of the GNU General Public License along
- with this program; if not, write to the Free Software Foundation, Inc.,
- 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
- */
- #include "sysdep.h"
- #include <stdio.h>
- #include <stdarg.h>
- #include <stdlib.h>
- #include "ansidecl.h"
- #include "bfd.h"
- #include "symcat.h"
- #include "epiphany-desc.h"
- #include "epiphany-opc.h"
- #include "opintl.h"
- #include "libiberty.h"
- #include "xregex.h"
- /* Attributes. */
- static const CGEN_ATTR_ENTRY bool_attr[] =
- {
- { "#f", 0 },
- { "#t", 1 },
- { 0, 0 }
- };
- static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =
- {
- { "base", MACH_BASE },
- { "epiphany32", MACH_EPIPHANY32 },
- { "max", MACH_MAX },
- { 0, 0 }
- };
- static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =
- {
- { "epiphany", ISA_EPIPHANY },
- { "max", ISA_MAX },
- { 0, 0 }
- };
- const CGEN_ATTR_TABLE epiphany_cgen_ifield_attr_table[] =
- {
- { "MACH", & MACH_attr[0], & MACH_attr[0] },
- { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
- { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
- { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
- { "RESERVED", &bool_attr[0], &bool_attr[0] },
- { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
- { "SIGNED", &bool_attr[0], &bool_attr[0] },
- { "RELOC", &bool_attr[0], &bool_attr[0] },
- { 0, 0, 0 }
- };
- const CGEN_ATTR_TABLE epiphany_cgen_hardware_attr_table[] =
- {
- { "MACH", & MACH_attr[0], & MACH_attr[0] },
- { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
- { "CACHE-ADDR", &bool_attr[0], &bool_attr[0] },
- { "PC", &bool_attr[0], &bool_attr[0] },
- { "PROFILE", &bool_attr[0], &bool_attr[0] },
- { 0, 0, 0 }
- };
- const CGEN_ATTR_TABLE epiphany_cgen_operand_attr_table[] =
- {
- { "MACH", & MACH_attr[0], & MACH_attr[0] },
- { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
- { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
- { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
- { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
- { "SIGNED", &bool_attr[0], &bool_attr[0] },
- { "NEGATIVE", &bool_attr[0], &bool_attr[0] },
- { "RELAX", &bool_attr[0], &bool_attr[0] },
- { "SEM-ONLY", &bool_attr[0], &bool_attr[0] },
- { "RELOC", &bool_attr[0], &bool_attr[0] },
- { 0, 0, 0 }
- };
- const CGEN_ATTR_TABLE epiphany_cgen_insn_attr_table[] =
- {
- { "MACH", & MACH_attr[0], & MACH_attr[0] },
- { "ALIAS", &bool_attr[0], &bool_attr[0] },
- { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
- { "UNCOND-CTI", &bool_attr[0], &bool_attr[0] },
- { "COND-CTI", &bool_attr[0], &bool_attr[0] },
- { "SKIP-CTI", &bool_attr[0], &bool_attr[0] },
- { "DELAY-SLOT", &bool_attr[0], &bool_attr[0] },
- { "RELAXABLE", &bool_attr[0], &bool_attr[0] },
- { "RELAXED", &bool_attr[0], &bool_attr[0] },
- { "NO-DIS", &bool_attr[0], &bool_attr[0] },
- { "PBB", &bool_attr[0], &bool_attr[0] },
- { "SHORT-INSN", &bool_attr[0], &bool_attr[0] },
- { "IMM3", &bool_attr[0], &bool_attr[0] },
- { "IMM8", &bool_attr[0], &bool_attr[0] },
- { 0, 0, 0 }
- };
- /* Instruction set variants. */
- static const CGEN_ISA epiphany_cgen_isa_table[] = {
- { "epiphany", 32, 32, 16, 32 },
- { 0, 0, 0, 0, 0 }
- };
- /* Machine variants. */
- static const CGEN_MACH epiphany_cgen_mach_table[] = {
- { "epiphany32", "epiphany32", MACH_EPIPHANY32, 0 },
- { 0, 0, 0, 0 }
- };
- static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_gr_names_entries[] =
- {
- { "fp", 11, {0, {{{0, 0}}}}, 0, 0 },
- { "sp", 13, {0, {{{0, 0}}}}, 0, 0 },
- { "lr", 14, {0, {{{0, 0}}}}, 0, 0 },
- { "r0", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "r1", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "r2", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "r3", 3, {0, {{{0, 0}}}}, 0, 0 },
- { "r4", 4, {0, {{{0, 0}}}}, 0, 0 },
- { "r5", 5, {0, {{{0, 0}}}}, 0, 0 },
- { "r6", 6, {0, {{{0, 0}}}}, 0, 0 },
- { "r7", 7, {0, {{{0, 0}}}}, 0, 0 },
- { "r8", 8, {0, {{{0, 0}}}}, 0, 0 },
- { "r9", 9, {0, {{{0, 0}}}}, 0, 0 },
- { "r10", 10, {0, {{{0, 0}}}}, 0, 0 },
- { "r11", 11, {0, {{{0, 0}}}}, 0, 0 },
- { "r12", 12, {0, {{{0, 0}}}}, 0, 0 },
- { "r13", 13, {0, {{{0, 0}}}}, 0, 0 },
- { "r14", 14, {0, {{{0, 0}}}}, 0, 0 },
- { "r15", 15, {0, {{{0, 0}}}}, 0, 0 },
- { "r16", 16, {0, {{{0, 0}}}}, 0, 0 },
- { "r17", 17, {0, {{{0, 0}}}}, 0, 0 },
- { "r18", 18, {0, {{{0, 0}}}}, 0, 0 },
- { "r19", 19, {0, {{{0, 0}}}}, 0, 0 },
- { "r20", 20, {0, {{{0, 0}}}}, 0, 0 },
- { "r21", 21, {0, {{{0, 0}}}}, 0, 0 },
- { "r22", 22, {0, {{{0, 0}}}}, 0, 0 },
- { "r23", 23, {0, {{{0, 0}}}}, 0, 0 },
- { "r24", 24, {0, {{{0, 0}}}}, 0, 0 },
- { "r25", 25, {0, {{{0, 0}}}}, 0, 0 },
- { "r26", 26, {0, {{{0, 0}}}}, 0, 0 },
- { "r27", 27, {0, {{{0, 0}}}}, 0, 0 },
- { "r28", 28, {0, {{{0, 0}}}}, 0, 0 },
- { "r29", 29, {0, {{{0, 0}}}}, 0, 0 },
- { "r30", 30, {0, {{{0, 0}}}}, 0, 0 },
- { "r31", 31, {0, {{{0, 0}}}}, 0, 0 },
- { "r32", 32, {0, {{{0, 0}}}}, 0, 0 },
- { "r33", 33, {0, {{{0, 0}}}}, 0, 0 },
- { "r34", 34, {0, {{{0, 0}}}}, 0, 0 },
- { "r35", 35, {0, {{{0, 0}}}}, 0, 0 },
- { "r36", 36, {0, {{{0, 0}}}}, 0, 0 },
- { "r37", 37, {0, {{{0, 0}}}}, 0, 0 },
- { "r38", 38, {0, {{{0, 0}}}}, 0, 0 },
- { "r39", 39, {0, {{{0, 0}}}}, 0, 0 },
- { "r40", 40, {0, {{{0, 0}}}}, 0, 0 },
- { "r41", 41, {0, {{{0, 0}}}}, 0, 0 },
- { "r42", 42, {0, {{{0, 0}}}}, 0, 0 },
- { "r43", 43, {0, {{{0, 0}}}}, 0, 0 },
- { "r44", 44, {0, {{{0, 0}}}}, 0, 0 },
- { "r45", 45, {0, {{{0, 0}}}}, 0, 0 },
- { "r46", 46, {0, {{{0, 0}}}}, 0, 0 },
- { "r47", 47, {0, {{{0, 0}}}}, 0, 0 },
- { "r48", 48, {0, {{{0, 0}}}}, 0, 0 },
- { "r49", 49, {0, {{{0, 0}}}}, 0, 0 },
- { "r50", 50, {0, {{{0, 0}}}}, 0, 0 },
- { "r51", 51, {0, {{{0, 0}}}}, 0, 0 },
- { "r52", 52, {0, {{{0, 0}}}}, 0, 0 },
- { "r53", 53, {0, {{{0, 0}}}}, 0, 0 },
- { "r54", 54, {0, {{{0, 0}}}}, 0, 0 },
- { "r55", 55, {0, {{{0, 0}}}}, 0, 0 },
- { "r56", 56, {0, {{{0, 0}}}}, 0, 0 },
- { "r57", 57, {0, {{{0, 0}}}}, 0, 0 },
- { "r58", 58, {0, {{{0, 0}}}}, 0, 0 },
- { "r59", 59, {0, {{{0, 0}}}}, 0, 0 },
- { "r60", 60, {0, {{{0, 0}}}}, 0, 0 },
- { "r61", 61, {0, {{{0, 0}}}}, 0, 0 },
- { "r62", 62, {0, {{{0, 0}}}}, 0, 0 },
- { "r63", 63, {0, {{{0, 0}}}}, 0, 0 },
- { "a1", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "a2", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "a3", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "a4", 3, {0, {{{0, 0}}}}, 0, 0 },
- { "v1", 4, {0, {{{0, 0}}}}, 0, 0 },
- { "v2", 5, {0, {{{0, 0}}}}, 0, 0 },
- { "v3", 6, {0, {{{0, 0}}}}, 0, 0 },
- { "v4", 7, {0, {{{0, 0}}}}, 0, 0 },
- { "v5", 8, {0, {{{0, 0}}}}, 0, 0 },
- { "v6", 9, {0, {{{0, 0}}}}, 0, 0 },
- { "v7", 10, {0, {{{0, 0}}}}, 0, 0 },
- { "v8", 11, {0, {{{0, 0}}}}, 0, 0 },
- { "sb", 9, {0, {{{0, 0}}}}, 0, 0 },
- { "sl", 10, {0, {{{0, 0}}}}, 0, 0 },
- { "ip", 12, {0, {{{0, 0}}}}, 0, 0 }
- };
- CGEN_KEYWORD epiphany_cgen_opval_gr_names =
- {
- & epiphany_cgen_opval_gr_names_entries[0],
- 82,
- 0, 0, 0, 0, ""
- };
- static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_cr_names_entries[] =
- {
- { "config", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "status", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "pc", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "debug", 3, {0, {{{0, 0}}}}, 0, 0 },
- { "iab", 4, {0, {{{0, 0}}}}, 0, 0 },
- { "lc", 5, {0, {{{0, 0}}}}, 0, 0 },
- { "ls", 6, {0, {{{0, 0}}}}, 0, 0 },
- { "le", 7, {0, {{{0, 0}}}}, 0, 0 },
- { "iret", 8, {0, {{{0, 0}}}}, 0, 0 },
- { "imask", 9, {0, {{{0, 0}}}}, 0, 0 },
- { "ilat", 10, {0, {{{0, 0}}}}, 0, 0 },
- { "ilatst", 11, {0, {{{0, 0}}}}, 0, 0 },
- { "ilatcl", 12, {0, {{{0, 0}}}}, 0, 0 },
- { "ipend", 13, {0, {{{0, 0}}}}, 0, 0 },
- { "ctimer0", 14, {0, {{{0, 0}}}}, 0, 0 },
- { "ctimer1", 15, {0, {{{0, 0}}}}, 0, 0 },
- { "hstatus", 16, {0, {{{0, 0}}}}, 0, 0 }
- };
- CGEN_KEYWORD epiphany_cgen_opval_cr_names =
- {
- & epiphany_cgen_opval_cr_names_entries[0],
- 17,
- 0, 0, 0, 0, ""
- };
- static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crdma_names_entries[] =
- {
- { "dma0config", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0stride", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0count", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0srcaddr", 3, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0dstaddr", 4, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0auto0", 5, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0auto1", 6, {0, {{{0, 0}}}}, 0, 0 },
- { "dma0status", 7, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1config", 8, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1stride", 9, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1count", 10, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1srcaddr", 11, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1dstaddr", 12, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1auto0", 13, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1auto1", 14, {0, {{{0, 0}}}}, 0, 0 },
- { "dma1status", 15, {0, {{{0, 0}}}}, 0, 0 }
- };
- CGEN_KEYWORD epiphany_cgen_opval_crdma_names =
- {
- & epiphany_cgen_opval_crdma_names_entries[0],
- 16,
- 0, 0, 0, 0, ""
- };
- static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crmem_names_entries[] =
- {
- { "memconfig", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "memstatus", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "memprotect", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "memreserve", 3, {0, {{{0, 0}}}}, 0, 0 }
- };
- CGEN_KEYWORD epiphany_cgen_opval_crmem_names =
- {
- & epiphany_cgen_opval_crmem_names_entries[0],
- 4,
- 0, 0, 0, 0, ""
- };
- static CGEN_KEYWORD_ENTRY epiphany_cgen_opval_crmesh_names_entries[] =
- {
- { "meshconfig", 0, {0, {{{0, 0}}}}, 0, 0 },
- { "coreid", 1, {0, {{{0, 0}}}}, 0, 0 },
- { "meshmulticast", 2, {0, {{{0, 0}}}}, 0, 0 },
- { "swreset", 3, {0, {{{0, 0}}}}, 0, 0 }
- };
- CGEN_KEYWORD epiphany_cgen_opval_crmesh_names =
- {
- & epiphany_cgen_opval_crmesh_names_entries[0],
- 4,
- 0, 0, 0, 0, ""
- };
- /* The hardware table. */
- #define A(a) (1 << CGEN_HW_##a)
- const CGEN_HW_ENTRY epiphany_cgen_hw_table[] =
- {
- { "h-memory", HW_H_MEMORY, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-sint", HW_H_SINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-addr", HW_H_ADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-registers", HW_H_REGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_gr_names, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
- { "h-fpregisters", HW_H_FPREGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_gr_names, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
- { "h-zbit", HW_H_ZBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-nbit", HW_H_NBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-cbit", HW_H_CBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-vbit", HW_H_VBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-vsbit", HW_H_VSBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bzbit", HW_H_BZBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bnbit", HW_H_BNBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bvbit", HW_H_BVBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bubit", HW_H_BUBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bibit", HW_H_BIBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bcbit", HW_H_BCBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bvsbit", HW_H_BVSBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-bisbit", HW_H_BISBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-busbit", HW_H_BUSBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-expcause0bit", HW_H_EXPCAUSE0BIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-expcause1bit", HW_H_EXPCAUSE1BIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-expcause2bit", HW_H_EXPCAUSE2BIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-extFstallbit", HW_H_EXTFSTALLBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-trmbit", HW_H_TRMBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-invExcEnbit", HW_H_INVEXCENBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-ovfExcEnbit", HW_H_OVFEXCENBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-unExcEnbit", HW_H_UNEXCENBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer0bit0", HW_H_TIMER0BIT0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer0bit1", HW_H_TIMER0BIT1, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer0bit2", HW_H_TIMER0BIT2, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer0bit3", HW_H_TIMER0BIT3, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer1bit0", HW_H_TIMER1BIT0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer1bit1", HW_H_TIMER1BIT1, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer1bit2", HW_H_TIMER1BIT2, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-timer1bit3", HW_H_TIMER1BIT3, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-mbkptEnbit", HW_H_MBKPTENBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-clockGateEnbit", HW_H_CLOCKGATEENBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit12", HW_H_CORECFGRESBIT12, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit13", HW_H_CORECFGRESBIT13, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit14", HW_H_CORECFGRESBIT14, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit15", HW_H_CORECFGRESBIT15, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit16", HW_H_CORECFGRESBIT16, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit20", HW_H_CORECFGRESBIT20, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit21", HW_H_CORECFGRESBIT21, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit24", HW_H_CORECFGRESBIT24, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit25", HW_H_CORECFGRESBIT25, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit26", HW_H_CORECFGRESBIT26, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit27", HW_H_CORECFGRESBIT27, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit28", HW_H_CORECFGRESBIT28, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit29", HW_H_CORECFGRESBIT29, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit30", HW_H_CORECFGRESBIT30, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coreCfgResBit31", HW_H_CORECFGRESBIT31, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-arithmetic-modebit0", HW_H_ARITHMETIC_MODEBIT0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-arithmetic-modebit1", HW_H_ARITHMETIC_MODEBIT1, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-arithmetic-modebit2", HW_H_ARITHMETIC_MODEBIT2, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-gidisablebit", HW_H_GIDISABLEBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-kmbit", HW_H_KMBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-caibit", HW_H_CAIBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-sflagbit", HW_H_SFLAGBIT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-pc", HW_H_PC, CGEN_ASM_NONE, 0, { 0|A(PROFILE)|A(PC), { { { (1<<MACH_BASE), 0 } } } } },
- { "h-memaddr", HW_H_MEMADDR, CGEN_ASM_NONE, 0, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
- { "h-core-registers", HW_H_CORE_REGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_cr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coredma-registers", HW_H_COREDMA_REGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_crdma_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coremem-registers", HW_H_COREMEM_REGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_crmem_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { "h-coremesh-registers", HW_H_COREMESH_REGISTERS, CGEN_ASM_KEYWORD, (PTR) & epiphany_cgen_opval_crmesh_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { 0, 0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
- };
- #undef A
- /* The instruction field table. */
- #define A(a) (1 << CGEN_IFLD_##a)
- const CGEN_IFLD epiphany_cgen_ifld_table[] =
- {
- { EPIPHANY_F_NIL, "f-nil", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_ANYOF, "f-anyof", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC, "f-opc", 0, 32, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_4_1, "f-opc-4-1", 0, 32, 4, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_6_3, "f-opc-6-3", 0, 32, 6, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_8_5, "f-opc-8-5", 0, 32, 8, 5, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_19_4, "f-opc-19-4", 0, 32, 19, 4, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_CONDCODE, "f-condcode", 0, 32, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SECONDARY_CCS, "f-secondary-ccs", 0, 32, 7, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SHIFT, "f-shift", 0, 32, 9, 5, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_WORDSIZE, "f-wordsize", 0, 32, 6, 2, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_STORE, "f-store", 0, 32, 4, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_8_1, "f-opc-8-1", 0, 32, 8, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_OPC_31_32, "f-opc-31-32", 0, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SIMM8, "f-simm8", 0, 32, 15, 8, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SIMM24, "f-simm24", 0, 32, 31, 24, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SDISP3, "f-sdisp3", 0, 32, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DISP3, "f-disp3", 0, 32, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DISP8, "f-disp8", 0, 32, 23, 8, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_IMM8, "f-imm8", 0, 32, 12, 8, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_IMM_27_8, "f-imm-27-8", 0, 32, 27, 8, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_ADDSUBX, "f-addsubx", 0, 32, 20, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SUBD, "f-subd", 0, 32, 24, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_PM, "f-pm", 0, 32, 25, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RM, "f-rm", 0, 32, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RN, "f-rn", 0, 32, 12, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RD, "f-rd", 0, 32, 15, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RM_X, "f-rm-x", 0, 32, 25, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RN_X, "f-rn-x", 0, 32, 28, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RD_X, "f-rd-x", 0, 32, 31, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_9_1, "f-dc-9-1", 0, 32, 9, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SN, "f-sn", 0, 32, 12, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SD, "f-sd", 0, 32, 15, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SN_X, "f-sn-x", 0, 32, 28, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SD_X, "f-sd-x", 0, 32, 31, 3, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_7_4, "f-dc-7-4", 0, 32, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_TRAP_SWI_9_1, "f-trap-swi-9-1", 0, 32, 9, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_GIEN_GIDIS_9_1, "f-gien-gidis-9-1", 0, 32, 9, 1, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_15_3, "f-dc-15-3", 0, 32, 15, 3, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_15_7, "f-dc-15-7", 0, 32, 15, 7, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_15_6, "f-dc-15-6", 0, 32, 15, 6, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_TRAP_NUM, "f-trap-num", 0, 32, 15, 6, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_20_1, "f-dc-20-1", 0, 32, 20, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_21_1, "f-dc-21-1", 0, 32, 21, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_21_2, "f-dc-21-2", 0, 32, 21, 2, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_22_3, "f-dc-22-3", 0, 32, 22, 3, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_22_2, "f-dc-22-2", 0, 32, 22, 2, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_22_1, "f-dc-22-1", 0, 32, 22, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_25_6, "f-dc-25-6", 0, 32, 25, 6, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_25_4, "f-dc-25-4", 0, 32, 25, 4, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_25_2, "f-dc-25-2", 0, 32, 25, 2, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_25_1, "f-dc-25-1", 0, 32, 25, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_28_1, "f-dc-28-1", 0, 32, 28, 1, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DC_31_3, "f-dc-31-3", 0, 32, 31, 3, { 0|A(RESERVED), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_DISP11, "f-disp11", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SDISP11, "f-sdisp11", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_IMM16, "f-imm16", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RD6, "f-rd6", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RN6, "f-rn6", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_RM6, "f-rm6", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SD6, "f-sd6", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { EPIPHANY_F_SN6, "f-sn6", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- { 0, 0, 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
- };
- #undef A
- /* multi ifield declarations */
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_DISP11_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SDISP11_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_IMM16_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RD6_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RN6_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RM6_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SD6_MULTI_IFIELD [];
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SN6_MULTI_IFIELD [];
- /* multi ifield definitions */
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_DISP11_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_DISP3] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_DISP8] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SDISP11_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_DISP3] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_DISP8] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_IMM16_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_IMM8] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_IMM_27_8] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RD6_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RD_X] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RD] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RN6_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RN_X] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RN] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_RM6_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RM_X] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RM] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SD6_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SD_X] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SD] } },
- { 0, { (const PTR) 0 } }
- };
- const CGEN_MAYBE_MULTI_IFLD EPIPHANY_F_SN6_MULTI_IFIELD [] =
- {
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SN_X] } },
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SN] } },
- { 0, { (const PTR) 0 } }
- };
- /* The operand table. */
- #define A(a) (1 << CGEN_OPERAND_##a)
- #define OPERAND(op) EPIPHANY_OPERAND_##op
- const CGEN_OPERAND epiphany_cgen_operand_table[] =
- {
- /* pc: program counter */
- { "pc", EPIPHANY_OPERAND_PC, HW_H_PC, 0, 0,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_NIL] } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* zbit: integer zero bit */
- { "zbit", EPIPHANY_OPERAND_ZBIT, HW_H_ZBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* nbit: integer neg bit */
- { "nbit", EPIPHANY_OPERAND_NBIT, HW_H_NBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* cbit: integer carry bit */
- { "cbit", EPIPHANY_OPERAND_CBIT, HW_H_CBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* vbit: integer overflow bit */
- { "vbit", EPIPHANY_OPERAND_VBIT, HW_H_VBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bzbit: floating point zero bit */
- { "bzbit", EPIPHANY_OPERAND_BZBIT, HW_H_BZBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bnbit: floating point neg bit */
- { "bnbit", EPIPHANY_OPERAND_BNBIT, HW_H_BNBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bvbit: floating point ovfl bit */
- { "bvbit", EPIPHANY_OPERAND_BVBIT, HW_H_BVBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bcbit: floating point carry bit */
- { "bcbit", EPIPHANY_OPERAND_BCBIT, HW_H_BCBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bubit: floating point underfl bit */
- { "bubit", EPIPHANY_OPERAND_BUBIT, HW_H_BUBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bibit: floating point invalid bit */
- { "bibit", EPIPHANY_OPERAND_BIBIT, HW_H_BIBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* vsbit: integer overflow sticky */
- { "vsbit", EPIPHANY_OPERAND_VSBIT, HW_H_VSBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bvsbit: floating point overflow sticky */
- { "bvsbit", EPIPHANY_OPERAND_BVSBIT, HW_H_BVSBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* bisbit: floating point invalid sticky */
- { "bisbit", EPIPHANY_OPERAND_BISBIT, HW_H_BISBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* busbit: floating point underflow sticky */
- { "busbit", EPIPHANY_OPERAND_BUSBIT, HW_H_BUSBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* expcause0bit: exceprion cause bit0 */
- { "expcause0bit", EPIPHANY_OPERAND_EXPCAUSE0BIT, HW_H_EXPCAUSE0BIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* expcause1bit: exceprion cause bit1 */
- { "expcause1bit", EPIPHANY_OPERAND_EXPCAUSE1BIT, HW_H_EXPCAUSE1BIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* expcause2bit: external load stalled bit */
- { "expcause2bit", EPIPHANY_OPERAND_EXPCAUSE2BIT, HW_H_EXPCAUSE2BIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* extFstallbit: external fetch stalled bit */
- { "extFstallbit", EPIPHANY_OPERAND_EXTFSTALLBIT, HW_H_EXTFSTALLBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* trmbit: 0=round to nearest, 1=trunacte selct bit */
- { "trmbit", EPIPHANY_OPERAND_TRMBIT, HW_H_TRMBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* invExcEnbit: invalid exception enable bit */
- { "invExcEnbit", EPIPHANY_OPERAND_INVEXCENBIT, HW_H_INVEXCENBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* ovfExcEnbit: overflow exception enable bit */
- { "ovfExcEnbit", EPIPHANY_OPERAND_OVFEXCENBIT, HW_H_OVFEXCENBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* unExcEnbit: underflow exception enable bit */
- { "unExcEnbit", EPIPHANY_OPERAND_UNEXCENBIT, HW_H_UNEXCENBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer0bit0: timer 0 mode selection 0 */
- { "timer0bit0", EPIPHANY_OPERAND_TIMER0BIT0, HW_H_TIMER0BIT0, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer0bit1: timer 0 mode selection 1 */
- { "timer0bit1", EPIPHANY_OPERAND_TIMER0BIT1, HW_H_TIMER0BIT1, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer0bit2: timer 0 mode selection 2 */
- { "timer0bit2", EPIPHANY_OPERAND_TIMER0BIT2, HW_H_TIMER0BIT2, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer0bit3: timer 0 mode selection 3 */
- { "timer0bit3", EPIPHANY_OPERAND_TIMER0BIT3, HW_H_TIMER0BIT3, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer1bit0: timer 1 mode selection 0 */
- { "timer1bit0", EPIPHANY_OPERAND_TIMER1BIT0, HW_H_TIMER1BIT0, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer1bit1: timer 1 mode selection 1 */
- { "timer1bit1", EPIPHANY_OPERAND_TIMER1BIT1, HW_H_TIMER1BIT1, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer1bit2: timer 1 mode selection 2 */
- { "timer1bit2", EPIPHANY_OPERAND_TIMER1BIT2, HW_H_TIMER1BIT2, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* timer1bit3: timer 1 mode selection 3 */
- { "timer1bit3", EPIPHANY_OPERAND_TIMER1BIT3, HW_H_TIMER1BIT3, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* mbkptEnbit: multicore bkpt enable */
- { "mbkptEnbit", EPIPHANY_OPERAND_MBKPTENBIT, HW_H_MBKPTENBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* clockGateEnbit: clock gate enable enable */
- { "clockGateEnbit", EPIPHANY_OPERAND_CLOCKGATEENBIT, HW_H_CLOCKGATEENBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* arithmetic-modebit0: arithmetic mode bit0 */
- { "arithmetic-modebit0", EPIPHANY_OPERAND_ARITHMETIC_MODEBIT0, HW_H_ARITHMETIC_MODEBIT0, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* arithmetic-modebit1: arithmetic mode bit1 */
- { "arithmetic-modebit1", EPIPHANY_OPERAND_ARITHMETIC_MODEBIT1, HW_H_ARITHMETIC_MODEBIT1, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* arithmetic-modebit2: arithmetic mode bit2 */
- { "arithmetic-modebit2", EPIPHANY_OPERAND_ARITHMETIC_MODEBIT2, HW_H_ARITHMETIC_MODEBIT2, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit12: core config bit 12 */
- { "coreCfgResBit12", EPIPHANY_OPERAND_CORECFGRESBIT12, HW_H_CORECFGRESBIT12, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit13: core config bit 13 */
- { "coreCfgResBit13", EPIPHANY_OPERAND_CORECFGRESBIT13, HW_H_CORECFGRESBIT13, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit14: core config bit 14 */
- { "coreCfgResBit14", EPIPHANY_OPERAND_CORECFGRESBIT14, HW_H_CORECFGRESBIT14, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit15: core config bit 15 */
- { "coreCfgResBit15", EPIPHANY_OPERAND_CORECFGRESBIT15, HW_H_CORECFGRESBIT15, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit16: core config bit 16 */
- { "coreCfgResBit16", EPIPHANY_OPERAND_CORECFGRESBIT16, HW_H_CORECFGRESBIT16, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit20: core config bit 20 */
- { "coreCfgResBit20", EPIPHANY_OPERAND_CORECFGRESBIT20, HW_H_CORECFGRESBIT20, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit21: core config bit 21 */
- { "coreCfgResBit21", EPIPHANY_OPERAND_CORECFGRESBIT21, HW_H_CORECFGRESBIT21, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit24: core config bit 24 */
- { "coreCfgResBit24", EPIPHANY_OPERAND_CORECFGRESBIT24, HW_H_CORECFGRESBIT24, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit25: core config bit 25 */
- { "coreCfgResBit25", EPIPHANY_OPERAND_CORECFGRESBIT25, HW_H_CORECFGRESBIT25, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit26: core config bit 26 */
- { "coreCfgResBit26", EPIPHANY_OPERAND_CORECFGRESBIT26, HW_H_CORECFGRESBIT26, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit27: core config bit 27 */
- { "coreCfgResBit27", EPIPHANY_OPERAND_CORECFGRESBIT27, HW_H_CORECFGRESBIT27, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit28: core config bit 28 */
- { "coreCfgResBit28", EPIPHANY_OPERAND_CORECFGRESBIT28, HW_H_CORECFGRESBIT28, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit29: core config bit 29 */
- { "coreCfgResBit29", EPIPHANY_OPERAND_CORECFGRESBIT29, HW_H_CORECFGRESBIT29, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit30: core config bit 30 */
- { "coreCfgResBit30", EPIPHANY_OPERAND_CORECFGRESBIT30, HW_H_CORECFGRESBIT30, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* coreCfgResBit31: core config bit 31 */
- { "coreCfgResBit31", EPIPHANY_OPERAND_CORECFGRESBIT31, HW_H_CORECFGRESBIT31, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* gidisablebit: global interrupt disable bit */
- { "gidisablebit", EPIPHANY_OPERAND_GIDISABLEBIT, HW_H_GIDISABLEBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* kmbit: kernel mode bit */
- { "kmbit", EPIPHANY_OPERAND_KMBIT, HW_H_KMBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* caibit: core actibe indicator bit */
- { "caibit", EPIPHANY_OPERAND_CAIBIT, HW_H_CAIBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* sflagbit: sflag bit */
- { "sflagbit", EPIPHANY_OPERAND_SFLAGBIT, HW_H_SFLAGBIT, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* memaddr: memory effective address */
- { "memaddr", EPIPHANY_OPERAND_MEMADDR, HW_H_MEMADDR, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } } },
- /* simm24: branch address pc-relative */
- { "simm24", EPIPHANY_OPERAND_SIMM24, HW_H_IADDR, 31, 24,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SIMM24] } },
- { 0|A(RELAX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } } },
- /* simm8: branch address pc-relative */
- { "simm8", EPIPHANY_OPERAND_SIMM8, HW_H_IADDR, 15, 8,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SIMM8] } },
- { 0|A(RELAX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } } },
- /* rd: destination register */
- { "rd", EPIPHANY_OPERAND_RD, HW_H_REGISTERS, 15, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RD] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* rn: source register */
- { "rn", EPIPHANY_OPERAND_RN, HW_H_REGISTERS, 12, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RN] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* rm: source register */
- { "rm", EPIPHANY_OPERAND_RM, HW_H_REGISTERS, 9, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RM] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* frd: fp destination register */
- { "frd", EPIPHANY_OPERAND_FRD, HW_H_FPREGISTERS, 15, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RD] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* frn: fp source register */
- { "frn", EPIPHANY_OPERAND_FRN, HW_H_FPREGISTERS, 12, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RN] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* frm: fp source register */
- { "frm", EPIPHANY_OPERAND_FRM, HW_H_FPREGISTERS, 9, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_RM] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* rd6: destination register */
- { "rd6", EPIPHANY_OPERAND_RD6, HW_H_REGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_RD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* rn6: source register */
- { "rn6", EPIPHANY_OPERAND_RN6, HW_H_REGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_RN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* rm6: source register */
- { "rm6", EPIPHANY_OPERAND_RM6, HW_H_REGISTERS, 9, 6,
- { 2, { (const PTR) &EPIPHANY_F_RM6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* frd6: fp destination register */
- { "frd6", EPIPHANY_OPERAND_FRD6, HW_H_FPREGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_RD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* frn6: fp source register */
- { "frn6", EPIPHANY_OPERAND_FRN6, HW_H_FPREGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_RN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* frm6: fp source register */
- { "frm6", EPIPHANY_OPERAND_FRM6, HW_H_FPREGISTERS, 9, 6,
- { 2, { (const PTR) &EPIPHANY_F_RM6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sd: special destination */
- { "sd", EPIPHANY_OPERAND_SD, HW_H_CORE_REGISTERS, 15, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SD] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* sn: special source */
- { "sn", EPIPHANY_OPERAND_SN, HW_H_CORE_REGISTERS, 12, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SN] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* sd6: special destination register */
- { "sd6", EPIPHANY_OPERAND_SD6, HW_H_CORE_REGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_SD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sn6: special source register */
- { "sn6", EPIPHANY_OPERAND_SN6, HW_H_CORE_REGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_SN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sddma: dma register */
- { "sddma", EPIPHANY_OPERAND_SDDMA, HW_H_COREDMA_REGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_SD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sndma: dma register */
- { "sndma", EPIPHANY_OPERAND_SNDMA, HW_H_COREDMA_REGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_SN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sdmem: mem register */
- { "sdmem", EPIPHANY_OPERAND_SDMEM, HW_H_COREMEM_REGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_SD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* snmem: mem register */
- { "snmem", EPIPHANY_OPERAND_SNMEM, HW_H_COREMEM_REGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_SN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* sdmesh: mesh register */
- { "sdmesh", EPIPHANY_OPERAND_SDMESH, HW_H_COREMESH_REGISTERS, 15, 6,
- { 2, { (const PTR) &EPIPHANY_F_SD6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* snmesh: mesh register */
- { "snmesh", EPIPHANY_OPERAND_SNMESH, HW_H_COREMESH_REGISTERS, 12, 6,
- { 2, { (const PTR) &EPIPHANY_F_SN6_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* simm3: signed 3-bit literal */
- { "simm3", EPIPHANY_OPERAND_SIMM3, HW_H_SINT, 9, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SDISP3] } },
- { 0|A(RELAX), { { { (1<<MACH_BASE), 0 } } } } },
- /* simm11: signed 11-bit literal */
- { "simm11", EPIPHANY_OPERAND_SIMM11, HW_H_SINT, 9, 11,
- { 2, { (const PTR) &EPIPHANY_F_SDISP11_MULTI_IFIELD[0] } },
- { 0|A(RELAX)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* disp3: short data displacement */
- { "disp3", EPIPHANY_OPERAND_DISP3, HW_H_UINT, 9, 3,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_DISP3] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* trapnum6: parameter for swi or trap */
- { "trapnum6", EPIPHANY_OPERAND_TRAPNUM6, HW_H_UINT, 15, 6,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_TRAP_NUM] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* swi_num: unsigned 6-bit swi# */
- { "swi_num", EPIPHANY_OPERAND_SWI_NUM, HW_H_UINT, 15, 6,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_TRAP_NUM] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* disp11: sign-magnitude data displacement */
- { "disp11", EPIPHANY_OPERAND_DISP11, HW_H_UINT, 9, 11,
- { 2, { (const PTR) &EPIPHANY_F_DISP11_MULTI_IFIELD[0] } },
- { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* shift: immediate shift amount */
- { "shift", EPIPHANY_OPERAND_SHIFT, HW_H_UINT, 9, 5,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SHIFT] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* imm16: 16-bit unsigned literal */
- { "imm16", EPIPHANY_OPERAND_IMM16, HW_H_ADDR, 12, 16,
- { 2, { (const PTR) &EPIPHANY_F_IMM16_MULTI_IFIELD[0] } },
- { 0|A(RELAX)|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } } },
- /* imm8: 8-bit unsigned literal */
- { "imm8", EPIPHANY_OPERAND_IMM8, HW_H_ADDR, 12, 8,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_IMM8] } },
- { 0|A(RELAX), { { { (1<<MACH_BASE), 0 } } } } },
- /* direction: +/- indexing */
- { "direction", EPIPHANY_OPERAND_DIRECTION, HW_H_UINT, 20, 1,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_ADDSUBX] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* dpmi: +/- magnitude immediate displacement */
- { "dpmi", EPIPHANY_OPERAND_DPMI, HW_H_UINT, 24, 1,
- { 0, { (const PTR) &epiphany_cgen_ifld_table[EPIPHANY_F_SUBD] } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* sentinel */
- { 0, 0, 0, 0, 0,
- { 0, { (const PTR) 0 } },
- { 0, { { { (1<<MACH_BASE), 0 } } } } }
- };
- #undef A
- /* The instruction table. */
- #define OP(field) CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
- #define A(a) (1 << CGEN_INSN_##a)
- static const CGEN_IBASE epiphany_cgen_insn_table[MAX_INSNS] =
- {
- /* Special null first entry.
- A `num' value of zero is thus invalid.
- Also, the special `invalid' insn resides here. */
- { 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
- /* beq.s $simm8 */
- {
- EPIPHANY_INSN_BEQ16, "beq16", "beq.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* beq.l $simm24 */
- {
- EPIPHANY_INSN_BEQ, "beq", "beq.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bne.s $simm8 */
- {
- EPIPHANY_INSN_BNE16, "bne16", "bne.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bne.l $simm24 */
- {
- EPIPHANY_INSN_BNE, "bne", "bne.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgtu.s $simm8 */
- {
- EPIPHANY_INSN_BGTU16, "bgtu16", "bgtu.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgtu.l $simm24 */
- {
- EPIPHANY_INSN_BGTU, "bgtu", "bgtu.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgteu.s $simm8 */
- {
- EPIPHANY_INSN_BGTEU16, "bgteu16", "bgteu.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgteu.l $simm24 */
- {
- EPIPHANY_INSN_BGTEU, "bgteu", "bgteu.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blteu.s $simm8 */
- {
- EPIPHANY_INSN_BLTEU16, "blteu16", "blteu.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blteu.l $simm24 */
- {
- EPIPHANY_INSN_BLTEU, "blteu", "blteu.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bltu.s $simm8 */
- {
- EPIPHANY_INSN_BLTU16, "bltu16", "bltu.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bltu.l $simm24 */
- {
- EPIPHANY_INSN_BLTU, "bltu", "bltu.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgt.s $simm8 */
- {
- EPIPHANY_INSN_BGT16, "bgt16", "bgt.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgt.l $simm24 */
- {
- EPIPHANY_INSN_BGT, "bgt", "bgt.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgte.s $simm8 */
- {
- EPIPHANY_INSN_BGTE16, "bgte16", "bgte.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bgte.l $simm24 */
- {
- EPIPHANY_INSN_BGTE, "bgte", "bgte.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blt.s $simm8 */
- {
- EPIPHANY_INSN_BLT16, "blt16", "blt.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blt.l $simm24 */
- {
- EPIPHANY_INSN_BLT, "blt", "blt.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blte.s $simm8 */
- {
- EPIPHANY_INSN_BLTE16, "blte16", "blte.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* blte.l $simm24 */
- {
- EPIPHANY_INSN_BLTE, "blte", "blte.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bbeq.s $simm8 */
- {
- EPIPHANY_INSN_BBEQ16, "bbeq16", "bbeq.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bbeq.l $simm24 */
- {
- EPIPHANY_INSN_BBEQ, "bbeq", "bbeq.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bbne.s $simm8 */
- {
- EPIPHANY_INSN_BBNE16, "bbne16", "bbne.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bbne.l $simm24 */
- {
- EPIPHANY_INSN_BBNE, "bbne", "bbne.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bblt.s $simm8 */
- {
- EPIPHANY_INSN_BBLT16, "bblt16", "bblt.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bblt.l $simm24 */
- {
- EPIPHANY_INSN_BBLT, "bblt", "bblt.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bblte.s $simm8 */
- {
- EPIPHANY_INSN_BBLTE16, "bblte16", "bblte.s", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bblte.l $simm24 */
- {
- EPIPHANY_INSN_BBLTE, "bblte", "bblte.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* b.s $simm8 */
- {
- EPIPHANY_INSN_B16, "b16", "b.s", 16,
- { 0|A(SHORT_INSN)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* b.l $simm24 */
- {
- EPIPHANY_INSN_B, "b", "b.l", 32,
- { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bl.s $simm8 */
- {
- EPIPHANY_INSN_BL16, "bl16", "bl.s", 16,
- { 0|A(SHORT_INSN)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bl.l $simm24 */
- {
- EPIPHANY_INSN_BL, "bl", "bl.l", 32,
- { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* jr $rn */
- {
- EPIPHANY_INSN_JR16, "jr16", "jr", 16,
- { 0|A(SHORT_INSN)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* rts */
- {
- -1, "rts", "rts", 32,
- { 0|A(UNCOND_CTI)|A(ALIAS), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* jr $rn6 */
- {
- EPIPHANY_INSN_JR, "jr", "jr", 32,
- { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* jalr $rn */
- {
- EPIPHANY_INSN_JALR16, "jalr16", "jalr", 16,
- { 0|A(SHORT_INSN)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* jalr $rn6 */
- {
- EPIPHANY_INSN_JALR, "jalr", "jalr", 32,
- { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_LDRBX16_S, "ldrbx16.s", "ldrb", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_LDRBP16_S, "ldrbp16.s", "ldrb", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_LDRBX_L, "ldrbx.l", "ldrb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_LDRBP_L, "ldrbp.l", "ldrb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_LDRBD16_S, "ldrbd16.s", "ldrb", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_LDRBD_L, "ldrbd.l", "ldrb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrb $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_LDRBDPM_L, "ldrbdpm.l", "ldrb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_LDRHX16_S, "ldrhx16.s", "ldrh", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_LDRHP16_S, "ldrhp16.s", "ldrh", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_LDRHX_L, "ldrhx.l", "ldrh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_LDRHP_L, "ldrhp.l", "ldrh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_LDRHD16_S, "ldrhd16.s", "ldrh", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_LDRHD_L, "ldrhd.l", "ldrh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrh $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_LDRHDPM_L, "ldrhdpm.l", "ldrh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_LDRX16_S, "ldrx16.s", "ldr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_LDRP16_S, "ldrp16.s", "ldr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_LDRX_L, "ldrx.l", "ldr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_LDRP_L, "ldrp.l", "ldr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_LDRD16_S, "ldrd16.s", "ldr", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_LDRD_L, "ldrd.l", "ldr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldr $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_LDRDPM_L, "ldrdpm.l", "ldr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_LDRDX16_S, "ldrdx16.s", "ldrd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_LDRDP16_S, "ldrdp16.s", "ldrd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_LDRDX_L, "ldrdx.l", "ldrd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_LDRDP_L, "ldrdp.l", "ldrd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_LDRDD16_S, "ldrdd16.s", "ldrd", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_LDRDD_L, "ldrdd.l", "ldrd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* ldrd $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_LDRDDPM_L, "ldrddpm.l", "ldrd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* testsetb $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_TESTSETBT, "testsetbt", "testsetb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* testseth $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_TESTSETHT, "testsetht", "testseth", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* testset $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_TESTSETT, "testsett", "testset", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_STRBX16, "strbx16", "strb", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_STRBX, "strbx", "strb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_STRBP16, "strbp16", "strb", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_STRBP, "strbp", "strb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_STRBD16, "strbd16", "strb", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_STRBD, "strbd", "strb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strb $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_STRBDPM, "strbdpm", "strb", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_STRHX16, "strhx16", "strh", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_STRHX, "strhx", "strh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_STRHP16, "strhp16", "strh", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_STRHP, "strhp", "strh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_STRHD16, "strhd16", "strh", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_STRHD, "strhd", "strh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strh $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_STRHDPM, "strhdpm", "strh", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_STRX16, "strx16", "str", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_STRX, "strx", "str", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_STRP16, "strp16", "str", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_STRP, "strp", "str", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_STRD16, "strd16", "str", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_STRD, "strd", "str", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* str $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_STRDPM, "strdpm", "str", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd,[$rn,$rm] */
- {
- EPIPHANY_INSN_STRDX16, "strdx16", "strd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd6,[$rn6,$direction$rm6] */
- {
- EPIPHANY_INSN_STRDX, "strdx", "strd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd,[$rn],$rm */
- {
- EPIPHANY_INSN_STRDP16, "strdp16", "strd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd6,[$rn6],$direction$rm6 */
- {
- EPIPHANY_INSN_STRDP, "strdp", "strd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd,[$rn,$disp3] */
- {
- EPIPHANY_INSN_STRDD16, "strdd16", "strd", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd6,[$rn6,$dpmi$disp11] */
- {
- EPIPHANY_INSN_STRDD, "strdd", "strd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* strd $rd6,[$rn6],$dpmi$disp11 */
- {
- EPIPHANY_INSN_STRDDPM, "strddpm", "strd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* moveq $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16EQ, "cmov16EQ", "moveq", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* moveq $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVEQ, "cmovEQ", "moveq", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movne $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16NE, "cmov16NE", "movne", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movne $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVNE, "cmovNE", "movne", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgtu $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16GTU, "cmov16GTU", "movgtu", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgtu $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVGTU, "cmovGTU", "movgtu", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgteu $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16GTEU, "cmov16GTEU", "movgteu", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgteu $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVGTEU, "cmovGTEU", "movgteu", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlteu $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16LTEU, "cmov16LTEU", "movlteu", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlteu $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVLTEU, "cmovLTEU", "movlteu", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movltu $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16LTU, "cmov16LTU", "movltu", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movltu $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVLTU, "cmovLTU", "movltu", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgt $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16GT, "cmov16GT", "movgt", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgt $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVGT, "cmovGT", "movgt", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgte $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16GTE, "cmov16GTE", "movgte", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movgte $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVGTE, "cmovGTE", "movgte", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlt $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16LT, "cmov16LT", "movlt", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlt $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVLT, "cmovLT", "movlt", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlte $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16LTE, "cmov16LTE", "movlte", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movlte $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVLTE, "cmovLTE", "movlte", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* mov $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16B, "cmov16B", "mov", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* mov $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVB, "cmovB", "mov", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movbeq $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16BEQ, "cmov16BEQ", "movbeq", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movbeq $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVBEQ, "cmovBEQ", "movbeq", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movbne $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16BNE, "cmov16BNE", "movbne", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movbne $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVBNE, "cmovBNE", "movbne", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movblt $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16BLT, "cmov16BLT", "movblt", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movblt $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVBLT, "cmovBLT", "movblt", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movblte $rd,$rn */
- {
- EPIPHANY_INSN_CMOV16BLTE, "cmov16BLTE", "movblte", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movblte $rd6,$rn6 */
- {
- EPIPHANY_INSN_CMOVBLTE, "cmovBLTE", "movblte", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movts $sn,$rd */
- {
- EPIPHANY_INSN_MOVTS16, "movts16", "movts", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movts $sn6,$rd6 */
- {
- EPIPHANY_INSN_MOVTS6, "movts6", "movts", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movts $sndma,$rd6 */
- {
- EPIPHANY_INSN_MOVTSDMA, "movtsdma", "movts", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movts $snmem,$rd6 */
- {
- EPIPHANY_INSN_MOVTSMEM, "movtsmem", "movts", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movts $snmesh,$rd6 */
- {
- EPIPHANY_INSN_MOVTSMESH, "movtsmesh", "movts", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movfs $rd,$sn */
- {
- EPIPHANY_INSN_MOVFS16, "movfs16", "movfs", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movfs $rd6,$sn6 */
- {
- EPIPHANY_INSN_MOVFS6, "movfs6", "movfs", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movfs $rd6,$sndma */
- {
- EPIPHANY_INSN_MOVFSDMA, "movfsdma", "movfs", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movfs $rd6,$snmem */
- {
- EPIPHANY_INSN_MOVFSMEM, "movfsmem", "movfs", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movfs $rd6,$snmesh */
- {
- EPIPHANY_INSN_MOVFSMESH, "movfsmesh", "movfs", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* nop */
- {
- EPIPHANY_INSN_NOP, "nop", "nop", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* snop */
- {
- EPIPHANY_INSN_SNOP, "snop", "snop", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* unimpl */
- {
- EPIPHANY_INSN_UNIMPL, "unimpl", "unimpl", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* idle */
- {
- EPIPHANY_INSN_IDLE, "idle", "idle", 16,
- { 0, { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bkpt */
- {
- EPIPHANY_INSN_BKPT, "bkpt", "bkpt", 16,
- { 0|A(SHORT_INSN)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* mbkpt */
- {
- EPIPHANY_INSN_MBKPT, "mbkpt", "mbkpt", 16,
- { 0|A(SHORT_INSN), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* rti */
- {
- EPIPHANY_INSN_RTI, "rti", "rti", 16,
- { 0|A(UNCOND_CTI)|A(SHORT_INSN), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* wand */
- {
- EPIPHANY_INSN_WAND, "wand", "wand", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* sync */
- {
- EPIPHANY_INSN_SYNC, "sync", "sync", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* gie */
- {
- EPIPHANY_INSN_GIEN, "gien", "gie", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* gid */
- {
- EPIPHANY_INSN_GIDIS, "gidis", "gid", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* swi $swi_num */
- {
- EPIPHANY_INSN_SWI_NUM, "swi_num", "swi", 16,
- { 0|A(UNCOND_CTI)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* swi */
- {
- -1, "swi", "swi", 16,
- { 0|A(UNCOND_CTI)|A(SHORT_INSN)|A(ALIAS)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* trap $trapnum6 */
- {
- EPIPHANY_INSN_TRAP16, "trap16", "trap", 16,
- { 0|A(UNCOND_CTI)|A(SHORT_INSN), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* add $rd,$rn,$rm */
- {
- EPIPHANY_INSN_ADD16, "add16", "add", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* add $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_ADD, "add", "add", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* sub $rd,$rn,$rm */
- {
- EPIPHANY_INSN_SUB16, "sub16", "sub", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* sub $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_SUB, "sub", "sub", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* and $rd,$rn,$rm */
- {
- EPIPHANY_INSN_AND16, "and16", "and", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* and $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_AND, "and", "and", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* orr $rd,$rn,$rm */
- {
- EPIPHANY_INSN_ORR16, "orr16", "orr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* orr $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_ORR, "orr", "orr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* eor $rd,$rn,$rm */
- {
- EPIPHANY_INSN_EOR16, "eor16", "eor", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* eor $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_EOR, "eor", "eor", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* add.s $rd,$rn,$simm3 */
- {
- EPIPHANY_INSN_ADDI16, "addi16", "add.s", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* add.l $rd6,$rn6,$simm11 */
- {
- EPIPHANY_INSN_ADDI, "addi", "add.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* sub.s $rd,$rn,$simm3 */
- {
- EPIPHANY_INSN_SUBI16, "subi16", "sub.s", 16,
- { 0|A(IMM3)|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* sub.l $rd6,$rn6,$simm11 */
- {
- EPIPHANY_INSN_SUBI, "subi", "sub.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* asr $rd,$rn,$rm */
- {
- EPIPHANY_INSN_ASR16, "asr16", "asr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* asr $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_ASR, "asr", "asr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsr $rd,$rn,$rm */
- {
- EPIPHANY_INSN_LSR16, "lsr16", "lsr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsr $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_LSR, "lsr", "lsr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsl $rd,$rn,$rm */
- {
- EPIPHANY_INSN_LSL16, "lsl16", "lsl", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsl $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_LSL, "lsl", "lsl", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsr $rd,$rn,$shift */
- {
- EPIPHANY_INSN_LSRI16, "lsri16", "lsr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsr $rd6,$rn6,$shift */
- {
- EPIPHANY_INSN_LSRI32, "lsri32", "lsr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsl $rd,$rn,$shift */
- {
- EPIPHANY_INSN_LSLI16, "lsli16", "lsl", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lsl $rd6,$rn6,$shift */
- {
- EPIPHANY_INSN_LSLI32, "lsli32", "lsl", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* asr $rd,$rn,$shift */
- {
- EPIPHANY_INSN_ASRI16, "asri16", "asr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* asr $rd6,$rn6,$shift */
- {
- EPIPHANY_INSN_ASRI32, "asri32", "asr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bitr $rd,$rn */
- {
- EPIPHANY_INSN_BITR16, "bitr16", "bitr", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* bitr $rd6,$rn6 */
- {
- EPIPHANY_INSN_BITR, "bitr", "bitr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fext $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_FEXT, "fext", "fext", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fdep $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_FDEP, "fdep", "fdep", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* lfsr $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_LFSR, "lfsr", "lfsr", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* mov.b $rd,$imm8 */
- {
- EPIPHANY_INSN_MOV8, "mov8", "mov.b", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* mov.l $rd6,$imm16 */
- {
- EPIPHANY_INSN_MOV16, "mov16", "mov.l", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* movt $rd6,$imm16 */
- {
- EPIPHANY_INSN_MOVT, "movt", "movt", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fadd $rd,$rn,$rm */
- {
- EPIPHANY_INSN_F_ADDF16, "f_addf16", "fadd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fadd $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_F_ADDF32, "f_addf32", "fadd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fsub $rd,$rn,$rm */
- {
- EPIPHANY_INSN_F_SUBF16, "f_subf16", "fsub", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fsub $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_F_SUBF32, "f_subf32", "fsub", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmul $rd,$rn,$rm */
- {
- EPIPHANY_INSN_F_MULF16, "f_mulf16", "fmul", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmul $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_F_MULF32, "f_mulf32", "fmul", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmadd $rd,$rn,$rm */
- {
- EPIPHANY_INSN_F_MADDF16, "f_maddf16", "fmadd", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmadd $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_F_MADDF32, "f_maddf32", "fmadd", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmsub $rd,$rn,$rm */
- {
- EPIPHANY_INSN_F_MSUBF16, "f_msubf16", "fmsub", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fmsub $rd6,$rn6,$rm6 */
- {
- EPIPHANY_INSN_F_MSUBF32, "f_msubf32", "fmsub", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fabs rd,rn */
- {
- EPIPHANY_INSN_F_ABSF16, "f_absf16", "fabs", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fabs $rd6,$rn6 */
- {
- EPIPHANY_INSN_F_ABSF32, "f_absf32", "fabs", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* float $rd,$rn */
- {
- EPIPHANY_INSN_F_LOATF16, "f_loatf16", "float", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* float $rd6,$rn6 */
- {
- EPIPHANY_INSN_F_LOATF32, "f_loatf32", "float", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fix $rd,$rn */
- {
- EPIPHANY_INSN_F_IXF16, "f_ixf16", "fix", 16,
- { 0|A(SHORT_INSN)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fix $rd6,$rn6 */
- {
- EPIPHANY_INSN_F_IXF32, "f_ixf32", "fix", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* frecip $frd6,$frn6 */
- {
- EPIPHANY_INSN_F_RECIPF32, "f_recipf32", "frecip", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- /* fsqrt $frd6,$frn6 */
- {
- EPIPHANY_INSN_F_SQRTF32, "f_sqrtf32", "fsqrt", 32,
- { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } } } }
- },
- };
- #undef OP
- #undef A
- /* Initialize anything needed to be done once, before any cpu_open call. */
- static void
- init_tables (void)
- {
- }
- #ifndef opcodes_error_handler
- #define opcodes_error_handler(...) \
- fprintf (stderr, __VA_ARGS__); fputc ('\n', stderr)
- #endif
- static const CGEN_MACH * lookup_mach_via_bfd_name (const CGEN_MACH *, const char *);
- static void build_hw_table (CGEN_CPU_TABLE *);
- static void build_ifield_table (CGEN_CPU_TABLE *);
- static void build_operand_table (CGEN_CPU_TABLE *);
- static void build_insn_table (CGEN_CPU_TABLE *);
- static void epiphany_cgen_rebuild_tables (CGEN_CPU_TABLE *);
- /* Subroutine of epiphany_cgen_cpu_open to look up a mach via its bfd name. */
- static const CGEN_MACH *
- lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)
- {
- while (table->name)
- {
- if (strcmp (name, table->bfd_name) == 0)
- return table;
- ++table;
- }
- return NULL;
- }
- /* Subroutine of epiphany_cgen_cpu_open to build the hardware table. */
- static void
- build_hw_table (CGEN_CPU_TABLE *cd)
- {
- int i;
- int machs = cd->machs;
- const CGEN_HW_ENTRY *init = & epiphany_cgen_hw_table[0];
- /* MAX_HW is only an upper bound on the number of selected entries.
- However each entry is indexed by it's enum so there can be holes in
- the table. */
- const CGEN_HW_ENTRY **selected =
- (const CGEN_HW_ENTRY **) xmalloc (MAX_HW * sizeof (CGEN_HW_ENTRY *));
- cd->hw_table.init_entries = init;
- cd->hw_table.entry_size = sizeof (CGEN_HW_ENTRY);
- memset (selected, 0, MAX_HW * sizeof (CGEN_HW_ENTRY *));
- /* ??? For now we just use machs to determine which ones we want. */
- for (i = 0; init[i].name != NULL; ++i)
- if (CGEN_HW_ATTR_VALUE (&init[i], CGEN_HW_MACH)
- & machs)
- selected[init[i].type] = &init[i];
- cd->hw_table.entries = selected;
- cd->hw_table.num_entries = MAX_HW;
- }
- /* Subroutine of epiphany_cgen_cpu_open to build the hardware table. */
- static void
- build_ifield_table (CGEN_CPU_TABLE *cd)
- {
- cd->ifld_table = & epiphany_cgen_ifld_table[0];
- }
- /* Subroutine of epiphany_cgen_cpu_open to build the hardware table. */
- static void
- build_operand_table (CGEN_CPU_TABLE *cd)
- {
- int i;
- int machs = cd->machs;
- const CGEN_OPERAND *init = & epiphany_cgen_operand_table[0];
- /* MAX_OPERANDS is only an upper bound on the number of selected entries.
- However each entry is indexed by it's enum so there can be holes in
- the table. */
- const CGEN_OPERAND **selected = xmalloc (MAX_OPERANDS * sizeof (* selected));
- cd->operand_table.init_entries = init;
- cd->operand_table.entry_size = sizeof (CGEN_OPERAND);
- memset (selected, 0, MAX_OPERANDS * sizeof (CGEN_OPERAND *));
- /* ??? For now we just use mach to determine which ones we want. */
- for (i = 0; init[i].name != NULL; ++i)
- if (CGEN_OPERAND_ATTR_VALUE (&init[i], CGEN_OPERAND_MACH)
- & machs)
- selected[init[i].type] = &init[i];
- cd->operand_table.entries = selected;
- cd->operand_table.num_entries = MAX_OPERANDS;
- }
- /* Subroutine of epiphany_cgen_cpu_open to build the hardware table.
- ??? This could leave out insns not supported by the specified mach/isa,
- but that would cause errors like "foo only supported by bar" to become
- "unknown insn", so for now we include all insns and require the app to
- do the checking later.
- ??? On the other hand, parsing of such insns may require their hardware or
- operand elements to be in the table [which they mightn't be]. */
- static void
- build_insn_table (CGEN_CPU_TABLE *cd)
- {
- int i;
- const CGEN_IBASE *ib = & epiphany_cgen_insn_table[0];
- CGEN_INSN *insns = xmalloc (MAX_INSNS * sizeof (CGEN_INSN));
- memset (insns, 0, MAX_INSNS * sizeof (CGEN_INSN));
- for (i = 0; i < MAX_INSNS; ++i)
- insns[i].base = &ib[i];
- cd->insn_table.init_entries = insns;
- cd->insn_table.entry_size = sizeof (CGEN_IBASE);
- cd->insn_table.num_init_entries = MAX_INSNS;
- }
- /* Subroutine of epiphany_cgen_cpu_open to rebuild the tables. */
- static void
- epiphany_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)
- {
- int i;
- CGEN_BITSET *isas = cd->isas;
- unsigned int machs = cd->machs;
- cd->int_insn_p = CGEN_INT_INSN_P;
- /* Data derived from the isa spec. */
- #define UNSET (CGEN_SIZE_UNKNOWN + 1)
- cd->default_insn_bitsize = UNSET;
- cd->base_insn_bitsize = UNSET;
- cd->min_insn_bitsize = 65535; /* Some ridiculously big number. */
- cd->max_insn_bitsize = 0;
- for (i = 0; i < MAX_ISAS; ++i)
- if (cgen_bitset_contains (isas, i))
- {
- const CGEN_ISA *isa = & epiphany_cgen_isa_table[i];
- /* Default insn sizes of all selected isas must be
- equal or we set the result to 0, meaning "unknown". */
- if (cd->default_insn_bitsize == UNSET)
- cd->default_insn_bitsize = isa->default_insn_bitsize;
- else if (isa->default_insn_bitsize == cd->default_insn_bitsize)
- ; /* This is ok. */
- else
- cd->default_insn_bitsize = CGEN_SIZE_UNKNOWN;
- /* Base insn sizes of all selected isas must be equal
- or we set the result to 0, meaning "unknown". */
- if (cd->base_insn_bitsize == UNSET)
- cd->base_insn_bitsize = isa->base_insn_bitsize;
- else if (isa->base_insn_bitsize == cd->base_insn_bitsize)
- ; /* This is ok. */
- else
- cd->base_insn_bitsize = CGEN_SIZE_UNKNOWN;
- /* Set min,max insn sizes. */
- if (isa->min_insn_bitsize < cd->min_insn_bitsize)
- cd->min_insn_bitsize = isa->min_insn_bitsize;
- if (isa->max_insn_bitsize > cd->max_insn_bitsize)
- cd->max_insn_bitsize = isa->max_insn_bitsize;
- }
- /* Data derived from the mach spec. */
- for (i = 0; i < MAX_MACHS; ++i)
- if (((1 << i) & machs) != 0)
- {
- const CGEN_MACH *mach = & epiphany_cgen_mach_table[i];
- if (mach->insn_chunk_bitsize != 0)
- {
- if (cd->insn_chunk_bitsize != 0 && cd->insn_chunk_bitsize != mach->insn_chunk_bitsize)
- {
- opcodes_error_handler
- (/* xgettext:c-format */
- _("internal error: epiphany_cgen_rebuild_tables: "
- "conflicting insn-chunk-bitsize values: `%d' vs. `%d'"),
- cd->insn_chunk_bitsize, mach->insn_chunk_bitsize);
- abort ();
- }
- cd->insn_chunk_bitsize = mach->insn_chunk_bitsize;
- }
- }
- /* Determine which hw elements are used by MACH. */
- build_hw_table (cd);
- /* Build the ifield table. */
- build_ifield_table (cd);
- /* Determine which operands are used by MACH/ISA. */
- build_operand_table (cd);
- /* Build the instruction table. */
- build_insn_table (cd);
- }
- /* Initialize a cpu table and return a descriptor.
- It's much like opening a file, and must be the first function called.
- The arguments are a set of (type/value) pairs, terminated with
- CGEN_CPU_OPEN_END.
- Currently supported values:
- CGEN_CPU_OPEN_ISAS: bitmap of values in enum isa_attr
- CGEN_CPU_OPEN_MACHS: bitmap of values in enum mach_attr
- CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name
- CGEN_CPU_OPEN_ENDIAN: specify endian choice
- CGEN_CPU_OPEN_INSN_ENDIAN: specify instruction endian choice
- CGEN_CPU_OPEN_END: terminates arguments
- ??? Simultaneous multiple isas might not make sense, but it's not (yet)
- precluded. */
- CGEN_CPU_DESC
- epiphany_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)
- {
- CGEN_CPU_TABLE *cd = (CGEN_CPU_TABLE *) xmalloc (sizeof (CGEN_CPU_TABLE));
- static int init_p;
- CGEN_BITSET *isas = 0; /* 0 = "unspecified" */
- unsigned int machs = 0; /* 0 = "unspecified" */
- enum cgen_endian endian = CGEN_ENDIAN_UNKNOWN;
- enum cgen_endian insn_endian = CGEN_ENDIAN_UNKNOWN;
- va_list ap;
- if (! init_p)
- {
- init_tables ();
- init_p = 1;
- }
- memset (cd, 0, sizeof (*cd));
- va_start (ap, arg_type);
- while (arg_type != CGEN_CPU_OPEN_END)
- {
- switch (arg_type)
- {
- case CGEN_CPU_OPEN_ISAS :
- isas = va_arg (ap, CGEN_BITSET *);
- break;
- case CGEN_CPU_OPEN_MACHS :
- machs = va_arg (ap, unsigned int);
- break;
- case CGEN_CPU_OPEN_BFDMACH :
- {
- const char *name = va_arg (ap, const char *);
- const CGEN_MACH *mach =
- lookup_mach_via_bfd_name (epiphany_cgen_mach_table, name);
- if (mach != NULL)
- machs |= 1 << mach->num;
- break;
- }
- case CGEN_CPU_OPEN_ENDIAN :
- endian = va_arg (ap, enum cgen_endian);
- break;
- case CGEN_CPU_OPEN_INSN_ENDIAN :
- insn_endian = va_arg (ap, enum cgen_endian);
- break;
- default :
- opcodes_error_handler
- (/* xgettext:c-format */
- _("internal error: epiphany_cgen_cpu_open: "
- "unsupported argument `%d'"),
- arg_type);
- abort (); /* ??? return NULL? */
- }
- arg_type = va_arg (ap, enum cgen_cpu_open_arg);
- }
- va_end (ap);
- /* Mach unspecified means "all". */
- if (machs == 0)
- machs = (1 << MAX_MACHS) - 1;
- /* Base mach is always selected. */
- machs |= 1;
- if (endian == CGEN_ENDIAN_UNKNOWN)
- {
- /* ??? If target has only one, could have a default. */
- opcodes_error_handler
- (/* xgettext:c-format */
- _("internal error: epiphany_cgen_cpu_open: no endianness specified"));
- abort ();
- }
- cd->isas = cgen_bitset_copy (isas);
- cd->machs = machs;
- cd->endian = endian;
- cd->insn_endian
- = (insn_endian == CGEN_ENDIAN_UNKNOWN ? endian : insn_endian);
- /* Table (re)builder. */
- cd->rebuild_tables = epiphany_cgen_rebuild_tables;
- epiphany_cgen_rebuild_tables (cd);
- /* Default to not allowing signed overflow. */
- cd->signed_overflow_ok_p = 0;
- return (CGEN_CPU_DESC) cd;
- }
- /* Cover fn to epiphany_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.
- MACH_NAME is the bfd name of the mach. */
- CGEN_CPU_DESC
- epiphany_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)
- {
- return epiphany_cgen_cpu_open (CGEN_CPU_OPEN_BFDMACH, mach_name,
- CGEN_CPU_OPEN_ENDIAN, endian,
- CGEN_CPU_OPEN_END);
- }
- /* Close a cpu table.
- ??? This can live in a machine independent file, but there's currently
- no place to put this file (there's no libcgen). libopcodes is the wrong
- place as some simulator ports use this but they don't use libopcodes. */
- void
- epiphany_cgen_cpu_close (CGEN_CPU_DESC cd)
- {
- unsigned int i;
- const CGEN_INSN *insns;
- if (cd->macro_insn_table.init_entries)
- {
- insns = cd->macro_insn_table.init_entries;
- for (i = 0; i < cd->macro_insn_table.num_init_entries; ++i, ++insns)
- if (CGEN_INSN_RX ((insns)))
- regfree (CGEN_INSN_RX (insns));
- }
- if (cd->insn_table.init_entries)
- {
- insns = cd->insn_table.init_entries;
- for (i = 0; i < cd->insn_table.num_init_entries; ++i, ++insns)
- if (CGEN_INSN_RX (insns))
- regfree (CGEN_INSN_RX (insns));
- }
- free ((CGEN_INSN *) cd->macro_insn_table.init_entries);
- free ((CGEN_INSN *) cd->insn_table.init_entries);
- free ((CGEN_HW_ENTRY *) cd->hw_table.entries);
- free ((CGEN_HW_ENTRY *) cd->operand_table.entries);
- free (cd);
- }
|